

	L #	Hits	Search Text	DBs
1	L1	6228	(operation instruction command) near20 ((issu\$3 dispatch\$3 schedul\$3 register) near10 (port slot))	USPAT; US-PGPUB
2	L2	246	(replac\$3 substitut\$3 modifi\$5 alter\$3 chang\$3) near20 1	USPAT; US-PGPUB
3	L3	556	(long compound) adj2 instruction and 1	USPAT; US-PGPUB
4	L4	154275	(issu\$3 dispatch\$3 schedul\$3 (port slot)).ab,ti.	USPAT; US-PGPUB
5	L6	185	3 and 4	USPAT; US-PGPUB
6	L7	15	2 and 6	USPAT; US-PGPUB

F I G. 59

VALID	ADDRESS	DISP	INSTRUCTION	#0
				#1
:	:	:	:	:
:	:	:	:	:
				#n

F I G. 60

VALID	ADDRESS	MODE	INSTRUCTION
:	:	:	:
:	:	:	:
#0	#1	#	#n

F I G. 61

VALID	ADDRESS	DISP	MODE	INSTRUCTION
#0				
#1				
#n	:	:	:	:
	:	:	:	:

	Docum ent ID	U	Title	Current OR
1	US 20040 01063 5 A1	<input type="checkbox"/>	An architecture and related methods facilitating secure port bypass circuit settings	710/1
2	US 20040 00756 2 A1	<input checked="" type="checkbox"/>	Welding parameters setting method for a resistance welder controll apparatus	219/86. 41
3	US 20040 00321 2 A1	<input checked="" type="checkbox"/>	Data processor	712/229
4	US 20030 23695 3 A1	<input checked="" type="checkbox"/>	System and method for providing multi-initiator capability to an ATA drive	711/151
5	US 20030 23695 2 A1	<input checked="" type="checkbox"/>	System and method for providing multi-initiator capability to an ATA drive	711/151
6	US 20030 21284 1 A1	<input checked="" type="checkbox"/>	Method and apparatus of controlling an operational mode of a USB device	710/62
7	US 20030 20251 7 A1	<input checked="" type="checkbox"/>	Apparatus for controlling packet output	370/395 .4
8	US 20030 15398 8 A1	<input checked="" type="checkbox"/>	Highly versatile process control system controller	700/19
9	US 20030 12623 3 A1	<input checked="" type="checkbox"/>	Content service aggregation system	709/219
10	US 20030 11034 4 A1	<input checked="" type="checkbox"/>	Communications systems, apparatus and methods	711/100
11	US 20030 10930 7 A1	<input checked="" type="checkbox"/>	Method and apparatus for communicating with a player of a networked gaming device	463/41
12	US 20030 08847 9 A1	<input checked="" type="checkbox"/>	Online scheduling system	705/26
13	US 20030 04383 6 A1	<input checked="" type="checkbox"/>	Cross-bar switch with sink port accepting multiple packets	370/424
14	US 20030 04383 5 A1	<input checked="" type="checkbox"/>	Cross-bar switch with explicit multicast support	370/424
15	US 20030 04382 9 A1	<input checked="" type="checkbox"/>	Cross-bar switch employing a multiple entry point FIFO	370/412
16	US 20030 04381 8 A1	<input checked="" type="checkbox"/>	Cross-bar switch with bandwidth allocation	370/395 .42
17	US 20030 04381 7 A1	<input checked="" type="checkbox"/>	Cross-bar switch supporting implicit multicast addressing	370/395 .31

unlike the 11th embodiment in which the determination is done by the hardware mechanism in the VLIW type processor, a flow chart shown in FIG. 49 is used. Referring to FIG. 49, in step S15, it is determined whether the long instruction word as a breakpoint target includes a short instruction formed from a conditional instruction. On the basis of the determination result, it is determined in step S16 whether the long instruction word as a breakpoint target contains a conditional instruction.

When short instructions forming the long instruction word contain only unconditional instructions, the flow jumps to step S10. When a conditional instruction is contained, the flow advances to step S37. It is determined in step S37 by referring to the condition register 51 whether the condition of the conditional instruction contained in the instruction word include a conditional instruction, a breakpoint can be controlled in accordance with whether the condition of the conditional instruction is satisfied. More specifically, in a situation where the instruction break generation condition is satisfied, when the condition of the conditional instruction is satisfied for any one of the short instructions, a break-interrupt occurs. When the condition of the conditional instruction is not satisfied for none of the short instructions, or all the short instructions are unconditional instructions, a break-interrupt can be inhibited.

To implement determination of the condition of a conditional instruction by the function of software, unlike the 12th embodiment in which the determination is done by the hardware mechanism of the VLIW type processor, a flow chart shown in FIG. 50 is used. Referring to FIG. 50, in step S25, it is determined whether a short instruction word as a breakpoint target is a conditional instruction. In step S26, it is determined whether the short instruction of interest is a conditional instruction.

The short instruction in the long instruction word is specified using the breakpoint table held in the instruction execution section 30. More specifically, the breakpoint table has the construction shown in FIG. 51. A column "DISP" is added to the breakpoint table shown in FIG. 48. The column "DISP" holds displacement information from the head portion of the long instruction word as a breakpoint target. One of the short instructions forming the long instruction word is specified using the displacement information together with the instruction break address held in the column "ADDRESS".

If it is determined in step S26 that the short instruction of interest is not a conditional instruction, the flow jumps to step S10. If the short instruction is a conditional instruction, the flow advances to step S27. It is determined in step S27 by referring to the condition register 51 whether the condition of the conditional instruction of interest in the long instruction word as a breakpoint target is satisfied. In step S8, it is determined whether the condition of the conditional instruction is satisfied. Processing in the remaining steps is the same as described above.

In this case, one of the short instructions forming the long instruction word is specified, and it is determined whether the condition of the conditional instruction is satisfied. A break-interrupt can be controlled in accordance with whether the condition is satisfied. More specifically, in a situation where the instruction break generation condition is satisfied, when the condition of the conditional instruction is satisfied for any one of the short instructions, a break-interrupt occurs. When the condition of the conditional instruction is not satisfied for none of the short instructions, or all the short instructions are unconditional instructions, a break-interrupt can be inhibited.

situation where the instruction break generation condition is satisfied, when the condition of the designated conditional instruction is satisfied, a break-interrupt occurs. When the condition of the designated conditional instruction is not satisfied, or the designated short instruction is an unconditional instruction, a break-interrupt can be inhibited.

To implement determination of the condition of a conditional instruction by the function of software, unlike the 13th embodiment in which the determination is done by the hardware mechanism of the parallel processor, a flow chart shown in FIG. 52 is used. Referring to FIG. 52, in step S35, it is determined whether a variable-length instruction word as a breakpoint target contains a basic instruction. On the basis of this determination result, it is determined in step S36 whether the variable-length instruction word contains a conditional instruction.

When basic instructions forming the breakpoint target instruction word contain only unconditional instructions, the flow jumps to step S10. When a conditional instruction is contained, the flow advances to step S37. It is determined in step S37 by referring to the condition register 51 whether the condition of the conditional instruction contained in the instruction word include a conditional instruction, a breakpoint can be controlled in accordance with whether the condition of the conditional instruction is satisfied. More specifically, in a situation where the instruction break generation condition is satisfied, when the condition of the conditional instruction is satisfied for any one of the basic instructions, a break-interrupt occurs. When the condition of the conditional instruction is not satisfied for none of the basic instructions, or all the basic instructions are unconditional instructions, a break-interrupt can be inhibited.

To implement determination of the condition of a conditional instruction by the function of software, unlike the 14th embodiment in which the determination is done by the hardware mechanism of the parallel processor, a flow chart shown in FIG. 53 is used. Referring to FIG. 53, in step S45, it is determined whether a basic instruction of interest in the basic instructions forming a variable-length instruction word as a breakpoint target is a conditional instruction. In step S46, it is determined whether the basic instruction of interest is a conditional instruction.

The basic instruction in the variable-length instruction word is specified using a breakpoint table shown in FIG. 51. In this breakpoint table, a column "DISP" holds displacement information from the head portion of the variable-length instruction word as a breakpoint target. One of the basic instructions forming the variable-length instruction word is specified using the displacement information together with the instruction break address held in the column "ADDRESS".

If it is determined in step S46 that the basic instruction of interest is not a conditional instruction, the flow jumps to step S10. If the basic instruction is a conditional instruction, the flow advances to step S47. It is determined in step S47 by referring to the condition register 51 whether the condition of the conditional instruction of interest in the breakpoint target instruction word is satisfied. In step S8, it is determined whether the condition of the conditional instruction is satisfied. Processing in the remaining steps is the same as described above.



	Document ID	U	Title	Current OR
18	US 20030 04381 2 A1	<input checked="" type="checkbox"/>	Cross-bar switch incorporating a sink port with retry capability	370/395.4
19	US 20030 04379 7 A1	<input checked="" type="checkbox"/>	Cross-bar switch	370/389
20	US 20030 04377 1 A1	<input checked="" type="checkbox"/>	CONNECTION ESTABLISHMENT METHOD, COMMUNICATION METHOD, STATE CHANGE TRANSMISSION METHOD, STATE CHANGING METHOD WIRELESS APPARATUS, WIRELESS DEVICE, AND COMPUTER	370/338
21	US 20030 02123 0 A1	<input checked="" type="checkbox"/>	Switch fabric with bandwidth efficient flow control	370/230
22	US 20030 00253 7 A1	<input checked="" type="checkbox"/>	Method and apparatus for controlling the timing of a communication device	370/503
23	US 20020 16952 1 A1	<input checked="" type="checkbox"/>	AUTOMATED DATA STORAGE LIBRARY WITH MULTIPURPOSE SLOTS PROVIDING USER-SELECTED CONTROL PATH TO SHARED ROBOTIC DEVICE	700/245
24	US 20020 15938 5 A1	<input checked="" type="checkbox"/>	Link level packet flow control mechanism	370/229
25	US 20020 14404 8 A1	<input checked="" type="checkbox"/>	Data storage media library with scalable throughput rate for data routing and protocol conversion	711/4
26	US 20020 13883 4 A1	<input checked="" type="checkbox"/>	System and method for displaying advertising in an interactive program guide	725/42
27	US 20020 11214 2 A1	<input checked="" type="checkbox"/>	IMPLEMENTATION OF A CONDITIONAL MOVE INSTRUCTION IN AN OUT-OF-ORDER PROCESSOR	712/8
28	US 20020 08330 4 A1	<input checked="" type="checkbox"/>	Rename finish conflict detection and recovery	712/218
29	US 20010 02753 8 A1	<input checked="" type="checkbox"/>	Computer register watch	714/28
30	US 20010 01690 1 A1	<input checked="" type="checkbox"/>	Communicating instruction results in processors and compiling methods for processors	712/217
31	US 66580 02 B1	<input checked="" type="checkbox"/>	Logical operation unit for packet processing	370/392
32	US 66512 47 B1	<input checked="" type="checkbox"/>	Method, apparatus, and product for optimizing compiler with rotating register assignment to modulo scheduled code in SSA form	717/161
33	US 66474 33 B1	<input checked="" type="checkbox"/>	Architecture and related methods facilitating secure port bypass circuit settings	710/5
34	US 66037 44 B2	<input checked="" type="checkbox"/>	Connection establishment method, communication method, state change transmission method, state changing method, wireless apparatus, wireless device, and computer	370/310
35	US 65913 22 B1	<input checked="" type="checkbox"/>	Method and apparatus for connecting single master devices to a multimaster wired-and bus environment	710/110
36	US 65222 74 B1	<input checked="" type="checkbox"/>	Use of pointers to enhance flexibility of serial port interface for an integrated circuit with programmable components	341/141

In this case, one of the basic instructions forming the variable-length instruction word is specified, and it is determined whether the condition of the conditional instruction is satisfied. A break-interrupt can be controlled in accordance with whether the condition is satisfied. More specifically, in a situation where the instruction break generation condition is satisfied, when the condition of the designated conditional instruction is satisfied, a break-interrupt occurs. When the condition of the designated conditional instruction is not satisfied, or the designated basic instruction is an unconditional instruction, a break-interrupt can be inhibited.

#### 19th Embodiment

The 19th embodiment of the present invention will be described next with reference to drawings.

FIG. 54 is a flow chart showing the processing procedure of an interrupt handler according to the 19th embodiment. In FIG. 54, the same step numbers as in FIG. 47 denote the same processing contents as in FIG. 47.

In the 19th embodiment, interrupt control based on determination of the condition of a conditional instruction, which

is done by the hardware mechanism in the processor of the 15th embodiment, is performed by the function of software

shown in the flow chart of FIG. 54. More specifically, in this

embodiment, a function of switching between an instruction

break mode in which an instruction break occurs when the

instruction break generation condition is satisfied and a

break occurs when both the instruction break generation

condition and the condition of the conditional instruction are

satisfied is used.

The breakpoint table according to the 19th embodiment

has the construction shown in FIG. 55. A column "MODE"

is added to the breakpoint table shown in FIG. 48. The

column "MODE" holds mode information on instruction

break mode or conditional instruction break mode. In the

mode information, the value "0" means the instruction break

mode, while the value "1" means the conditional instruction

break mode.

Referring to FIG. 54, in this embodiment, when it is

determined in step S3 that an entry corresponding to the

break-interrupt generation address is found in the breakpoint

table shown in FIG. 55, the flow advances to step S12. In

step S12, it is determined by looking up the breakpoint table

shown in FIG. 55 whether the instruction break mode or the

conditional instruction break mode is set for the entry.

If the instruction break mode is set, the flow immediately

advances to step S9 to execute processing for the instruction

break because this mode generates a break-interrupt when

the instruction break generation condition is satisfied. If the

conditional instruction break mode is set, the flow advances

to step S5 because this mode generates a break-interrupt

only when the condition of the conditional instruction is also

satisfied. Processing in the remaining steps is the same as

described above with reference to FIG. 47.

As described above, in the 19th embodiment, whether the

instruction break generation condition related to the instruction

break address and the flag value is satisfied is determined by each of determination sections 25<sub>0</sub> to 25<sub>n</sub>. In the

instruction break mode, when the instruction break generation

condition is satisfied, a break-interrupt occurs. In the

software of the interrupt handler whether the condition of

the conditional instruction is satisfied. Only when both

conditions are satisfied, a break-interrupt actually occurs.

Thus, like in the 15th embodiment, when the conditional

instruction break mode is designated, a break-interrupt can

be controlled in accordance with whether the instruction

break generation condition and the condition of the conditional

instruction are satisfied. In addition, when the instruction

break mode is designated, a break-interrupt can be

controlled independently of whether the condition of the

conditional instruction is satisfied and in accordance with

whether the instruction break generation condition is satisfied.

In the example shown in FIG. 54, processing corresponding

ing to each determination section of the scalar processing

shown in FIG. 29 is implemented by the function of software.

For example, to apply the function to the VLIW type

processor, processing in steps S5 to S7 in the flow chart of

FIG. 54 is replaced by processing in steps S15 to S17 shown

in FIG. 49 or processing in steps S25 to S27 shown in FIG.

50. To apply the function to the parallel processor, processing

in steps S5 to S7 in the flow chart of FIG. 54 is replaced

by processing in steps S35 to S37 shown in FIG. 52 or

processing in step's S45 to S47 shown in FIG. 53.

However, when the processing is replaced by processing

in steps S25 to S27 shown in FIG. 50 or in steps S45 to S47

in FIG. 53, a breakpoint table shown in FIG. 56 must be

used.

The 20th embodiment of the present invention will be

described next with reference to drawings.

FIG. 57 is a flow chart showing the processing procedure

of an interrupt handler according to the 20th embodiment. In

FIG. 57, the same step numbers as in FIG. 47 denote the

same processing contents as in FIG. 47. The breakpoint table

has the same construction as in FIG. 48.

In the 20th embodiment, interrupt control based on determination

of the condition of a conditional instruction, which

is done by the hardware mechanism in the processor of the

15th embodiment, is performed by the function of software

shown in the flow chart of FIG. 57. More specifically in this

embodiment, a function of generating a break-interrupt not

only when the condition of a conditional instruction is

satisfied but also when the breakpoint target instruction

word is an unconditional instruction.

In the 18th embodiment shown in FIG. 47, if it is

determined in step S6 that the breakpoint target instruction

word is not a conditional instruction, the flow immediately

jumps to step S10 without performing processing for the

instruction break in step S9. However, in the 20th embodiment

shown in FIG. 57, even when it is determined in step

S6 that the breakpoint target instruction word is not a

conditional instruction, the flow advances to step S9 to

execute processing for the instruction break.

As described above, in the 20th embodiment, whether the

instruction break generation condition related to the instruction

break address and the flag value is satisfied is determined by each of determination sections 25<sub>0</sub> to 25<sub>n</sub>. When

the condition is satisfied, it is also determined whether the

breakpoint target instruction word is a conditional

instruction. If the breakpoint target instruction word is an unconditional

instruction, a break-interrupt unconditionally occurs. If the breakpoint target instruction word is a conditional

	Docum ent ID	U	Title	Current OR
37	US 64899 33 B1	<input checked="" type="checkbox"/>	Display controller with motion picture display function, computer system, and motion picture display control method	345/1.1
38	US 64874 74 B1	<input checked="" type="checkbox"/>	Automated data storage library with multipurpose slots providing user-selected control path to shared robotic device	700/245
39	US 64800 97 B1	<input checked="" type="checkbox"/>	Security control for personal computer	340/5.8
40	US 64601 29 B1	<input checked="" type="checkbox"/>	Pipeline operation method and pipeline operation device to interlock the translation of instructions based on the operation of a non-pipeline operation unit	712/31
41	US 64497 13 B1	<input checked="" type="checkbox"/>	Implementation of a conditional move instruction in an out-of-order processor	712/234
42	US 64251 00 B1	<input checked="" type="checkbox"/>	Snoopy test access port architecture for electronic circuits including embedded core with built-in test access port	714/724
43	US 64047 07 B1	<input checked="" type="checkbox"/>	Storage apparatus using removable media and its read/write control method	369/30. 06
44	US 63817 17 B1	<input checked="" type="checkbox"/>	Snoopy test access port architecture for electronic circuits including embedded core having test access port with instruction driven wake-up	714/724
45	US 63780 90 B1	<input checked="" type="checkbox"/>	Hierarchical test access port architecture for electronic circuits including embedded core having built-in test access port	714/724
46	US 63361 82 B1	<input checked="" type="checkbox"/>	System and method for utilizing a conditional split for aligning internal operation (IOPs) for dispatch	712/204
47	US 63339 16 B1	<input checked="" type="checkbox"/>	Wireless communication system, apparatus, and method to communicate using a plurality of communication slots in time division multiple access technique	370/225
48	US 63143 30 B1	<input checked="" type="checkbox"/>	Single-chip audio system power reduction circuitry and methods	700/94
49	US 63013 66 B1	<input checked="" type="checkbox"/>	Single-chip audio system mixing circuitry and methods	381/119
50	US 62894 18 B1	<input checked="" type="checkbox"/>	Address pipelined stack caching method	711/132
51	US 62726 24 B1	<input checked="" type="checkbox"/>	Method and apparatus for predicting multiple conditional branches	712/239
52	US 62416 45 B1	<input checked="" type="checkbox"/>	Method and apparatus for changing operating modules	483/1
53	US 62366 43 B1	<input checked="" type="checkbox"/>	Multiport data switch having variable maximum packet length	370/254
54	US 62014 92 B1	<input checked="" type="checkbox"/>	Techniques for converting a plurality of channels continuously in an A/D converter	341/155
55	US 61674 88 A	<input checked="" type="checkbox"/>	Stack caching circuit with overflow/underflow unit	711/132
56	US 61382 40 A	<input checked="" type="checkbox"/>	Secure general purpose input/output pins for protecting computer system resources	713/202
57	US 61311 44 A	<input checked="" type="checkbox"/>	Stack caching method with overflow/underflow control using pointers	711/132
58	US 60927 98 A	<input checked="" type="checkbox"/>	Ticket issuing apparatus	270/52. 12
59	US 60473 51 A	<input checked="" type="checkbox"/>	Jitter free instruction execution	710/266

nual instruction, it is further determined by software of the interrupt handler whether the condition of the conditional instruction is satisfied. Only when this condition is satisfied, a break-interrupt actually occurs.

Thus, like in the 16th embodiment, when the supplied instruction word is a conditional instruction, a break-interrupt can be controlled in accordance with whether the instruction break generation condition is satisfied.

It is determined in step S5 whether the breakpoint target instruction word is a conditional instruction, and then it is determined in step S6 whether the instruction word is a conditional instruction. If the breakpoint target instruction word is not a conditional instruction, the flow advances to step S9 to execute processing for the instruction break. If the breakpoint target instruction word is a conditional instruction, the flow advances to step S7 to perform the subsequent part of processing. Processing in the remaining steps is the same as described above in FIG. 54.

As described above, according to the 21st embodiment, when the conditional instruction break mode is designated, and the supplied instruction word is a conditional instruction, a break-interrupt can be controlled in accordance with whether the instruction break generation condition of the conditional instruction are satisfied. Additionally, when the instruction break mode is designated, a break-interrupt can be controlled independently of whether the condition of the conditional instruction is satisfied and in accordance with whether the instruction break generation condition is satisfied.

Furthermore, when the conditional instruction break mode is designated, and the supplied instruction word is a conditional instruction, a break-interrupt can be controlled in accordance with whether the instruction break generation condition and the condition of the conditional instruction are satisfied. Also, even when the supplied instruction word is an unconditional instruction, a break-interrupt can be controlled in accordance with whether the instruction break generation condition is satisfied.

In the example shown in FIG. 58, processing corresponding to each determination section of the scalar processing shown in FIG. 41 is implemented by the function of software. Processing corresponding to each determination section of the parallel processing shown in each of the embodiments shown in FIGS. 44 and 45 can also be implemented by the function of software.

## 21st Embodiment

The 21st embodiment of the present invention will be described next with reference to drawings.

FIG. 58 is a flow chart showing the processing procedure of an interrupt handler according to the 21st embodiment. In FIG. 58, the same step numbers as in FIG. 54 denote the same processing contents as in FIG. 54. The breakpoint table has the same construction as in FIG. 55.

In the 21st embodiment, the 19th embodiment and 20th embodiment are combined. More specifically, in this embodiment, a function of switching between an instruction break mode in which an instruction break occurs when the instruction break generation condition is satisfied and a conditional instruction break mode in which an instruction break occurs when both the instruction break generation condition and the condition of the conditional instruction are satisfied is used. In addition, a function of generating a break-interrupt not only when the condition of a conditional instruction is satisfied but also when the breakpoint target instruction word is an unconditional instruction.

Referring to FIG. 58, when it is determined in step S3 that an entry corresponding to the break-interrupt generation address is found in the breakpoint table shown in FIG. 55, the flow advances to step S12. In step S12, it is determined by looking up the breakpoint table shown in FIG. 55 whether the instruction break mode or the conditional instruction break mode is set for the entry.

If the instruction break mode is set, the flow immediately advances to step S9 to execute processing for the instruction

## 22nd Embodiment

The 22nd embodiment of the present invention will be described next with reference to drawings.

In the 18th to 21st embodiments, an application to a so-called instruction breakpoint function has been described, in which the address of an instruction requesting an interrupt is set in a register, and a break-interrupt is generated when the instruction break address set, in this register matches the address of the actually executed instruction.

	Docum ent ID	U	Title	Current OR
60	US 60424 78 A	<input checked="" type="checkbox"/>	Hand held video game	463/44
61	US 60094 74 A	<input checked="" type="checkbox"/>	Method and apparatus for re-assigning network addresses to network servers by re-configuring a client host connected thereto	709/245
62	US 59631 42 A	<input checked="" type="checkbox"/>	Security control for personal computer	340/5.7 4
63	US 59462 62 A	<input checked="" type="checkbox"/>	RAM having multiple ports sharing common memory locations	365/230 .05
64	US 59283 39 A	<input checked="" type="checkbox"/>	DMA-transferring stream data apparatus between a memory and ports where a command list includes size and start address of data stored in the memory	710/26
65	US 59238 97 A	<input checked="" type="checkbox"/>	System for adapter with status and command registers to provide status information to operating system and processor operative to write eject command to command register	710/5
66	US 59013 16 A	<input checked="" type="checkbox"/>	Float register spill cache method, system, and computer program product	717/158
67	US 58782 67 A	<input checked="" type="checkbox"/>	Compressed instruction format for use in a VLIW processor and processor for processing such instructions	712/24
68	US 58570 87 A	<input checked="" type="checkbox"/>	Method of handshaking in a data communications bus	710/305
69	US 58548 41 A	<input checked="" type="checkbox"/>	Communication system	713/152
70	US 58527 41 A	<input checked="" type="checkbox"/>	VLIW processor which processes compressed instruction format	712/24
71	US 58505 42 A	<input checked="" type="checkbox"/>	Microprocessor instruction hedge-fetching in a multiprediction branch environment	712/235
72	US 58389 44 A	<input checked="" type="checkbox"/>	System for storing processor register data after a mispredicted branch	712/218
73	US RE359 34 E	<input checked="" type="checkbox"/>	Semiconductor memory device synchronous with external clock signal for outputting data bits through a small number of data lines	365/189 .05
74	US 58260 54 A	<input checked="" type="checkbox"/>	Compressed Instruction format for use in a VLIW processor	712/213
75	US 58156 96 A	<input checked="" type="checkbox"/>	Pipeline processor including interrupt control system for accurately perform interrupt processing even applied to VLIW and delay branch instruction in delay slot	712/233
76	US 58092 94 A	<input checked="" type="checkbox"/>	Parallel processing unit which processes branch instructions without decreased performance when a branch is taken	712/233
77	US 58092 58 A	<input checked="" type="checkbox"/>	Bus with high gross data transfer rate	710/107
78	US 58023 92 A	<input checked="" type="checkbox"/>	System for transferring 32-bit double word IDE data sequentially without an intervening instruction by automatically incrementing I/O port address and translating incremented address	710/4
79	US 57873 02 A	<input checked="" type="checkbox"/>	Software for producing instructions in a compressed format for a VLIW processor	712/24
80	US 57686 27 A	<input checked="" type="checkbox"/>	External parallel-port device using a timer to measure and adjust data transfer rate	710/60
81	US 57178 81 A	<input checked="" type="checkbox"/>	Data processing system for processing one and two parcel instructions	712/205

rated in the embodiments of the present invention even when the functions of the above-described embodiments are implemented by the program cooperating with the OS (Operating System) or another application software program running on the computer, or the functions of the above-described embodiments are implemented by entirely or partially executing processing of the supplied program by the function expansion board or function expansion unit of the computer.

The above-described embodiments are merely detailed examples for practice of the present invention and do not allow limited interpretation of the technical scope thereof. That is, the present invention may be embodied in various forms without departing from the spirit and scope thereof. What is claimed is:

1. An interrupt control apparatus having a function of normal interrupt and a function of break-interrupt, said apparatus comprising:

a first information holding section for holding, at the time of a normal interrupt, operation information of a processor before said normal interrupt;

a second information holding section for holding, at the time of a break-interrupt, operation information of said processor before said break-interrupt;

a return operation specifying section for specifying whether a return operation from a normal interrupt state or a return operation from a break-interrupt state is to be performed in returning from an interrupt operation; and

an interrupt return section for re-setting operation information held in said first information holding section or operation information held in said second information holding section in accordance with operation contents specified by said return operation specifying section, and thereby returning the state of said processor from an interrupt operation state to a state before the interrupt.

2. An apparatus according to claim 1, wherein said second information holding section holds an instruction address before the break-interrupt, to which said processor is to return from the break-interrupt operation state.

3. An apparatus according to claim 2, wherein said second information holding section further holds the processor state before the break-interrupt.

4. An apparatus according to claim 2, wherein said second information holding section further holds a factor of the break-interrupt.

5. An apparatus according to claim 2, wherein said second information holding section further holds a factor of the break-interrupt.

6. An apparatus according to claim 1, wherein said return operation specifying section specifies the return operation in accordance with a value described in an operand of an interrupt return instruction.

7. An apparatus according to claim 1, wherein said return operation specifying section specifies the return operation in accordance with contents of an instruction field of an interrupt return instruction.

8. An apparatus according to claim 1, wherein said return operation specifying section specifies the return operation in accordance with contents of an instruction field of an interrupt return instruction.

9. An interrupt control method comprising the steps of: when a normal interrupt occurs, holding operation information of a processor before said normal interrupt in a first information holding section;

In the 22nd embodiment to be described below, an application to a so-called software breakpoint function will be described, in which an instruction designated at an arbitrary position in a processor is replaced with a breakpoint instruction for an interrupt, and a break-interrupt is generated when the replaced breakpoint instruction is executed during sequential execution of the program.

In the 22nd embodiment, the overall constitution of a data processing system (processor) for implementing the software break scheme is the same as that shown in FIG. 4. Referring to FIG. 4, when a breakpoint instruction is supplied in executing an instruction supplied from an instruction fetch section 20 by an instruction execution section 30, the instruction execution section 30 notifies an interrupt control section 40 of the software break-interrupt using an interrupt notification signal 82.

When receiving the interrupt notification signal 82 from the instruction execution section 30, the interrupt control section 40 reads out an instruction address 73 at the time of interrupt from a program counter 21 of the instruction fetch section 20 and writes the instruction address 73 in a return address register 52 of a register section 50. A start address 66 of the interrupt handler for determining the condition of a conditional instruction is supplied to the instruction fetch section 40 also writes the processor state before the interrupt in a previous state register 53 and writes, in a present state register 54, the processor state that has transitioned from the user state to the supervisor state.

The processor that has transitioned to the supervisor state executes processing of the interrupt handler sequentially from the start address 66 of the interrupt handler, which is set in the program counter 21, in accordance with the flow chart shown in FIG. 47, 49, 50, 52, 53, 54, 57, or 58.

In these flow charts, in step S4, not error processing for an invalid instruction break but error processing for an invalid software break is performed. In step S9, not processing for an instruction break but processing for a software break is performed. In step S11, not return processing from an instruction break-interrupt but return processing from a software break-interrupt is performed.

As a breakpoint table used in these processing operations, one of the breakpoint tables shown in FIGS. 5, 59, 60, and 61 is used in accordance with the presence/absence of a displacement information (DISP) from the head portion of a long instruction word of a VLIW type processor or a variable-length instruction word of a parallel processor, or the switching function (MODE) between the instruction break mode and the conditional instruction break mode.

In the 22nd embodiment as well, the same effects as described in the 18th to 22nd embodiments can be obtained. The interrupt control apparatus of each of the above-described embodiments is constituted by a CPU, a MPU, a RAM, or a ROM of a computer and can be implemented by running a program stored in the RAM or ROM. Hence, the apparatus can be implemented by recording a program for causing the computer to execute the above functions on a recording medium such as a CD-ROM and causing the computer to load the program. As a recording medium for recording the program, not a CD-ROM but a floppy disk, a hard disk, a magnetic tape, an optical magnetic disk, or a nonvolatile memory card may be used.

The functions of the above-described embodiments need not always be implemented by causing the computer to execute the supplied program. Such a program is incorporated in the 22nd embodiment to be described below, an application to a so-called software breakpoint function will be described, in which an instruction designated at an arbitrary position in a processor is replaced with a breakpoint instruction for an interrupt, and a break-interrupt is generated when the replaced breakpoint instruction is executed during sequential execution of the program.

	Docum ent ID	U	Title	Current OR
82	US 57064 90 A	<input checked="" type="checkbox"/>	Method of processing conditional branch instructions in scalar/vector processor	712/234
83	US 56945 64 A	<input checked="" type="checkbox"/>	Data processing system a method for performing register renaming having back-up capability	712/216
84	US 56894 84 A	<input checked="" type="checkbox"/>	Auto-changer and method with an optical scanner which distinguishes title information from other information	369/30. 3
85	US 56780 16 A	<input checked="" type="checkbox"/>	Processor and method for managing execution of an instruction which determine subsequent to dispatch if an instruction is subject to serialization	712/216
86	US 56401 94 A	<input checked="" type="checkbox"/>	Method of multiplexed data reading and visual search suitable for video-on-demand system	725/92
87	US 56279 82 A	<input checked="" type="checkbox"/>	Apparatus for simultaneously scheduling instructions from plural instruction stream into plural instruction executions units	712/206
88	US 56153 31 A	<input checked="" type="checkbox"/>	System and method for debugging a computing system	714/9
89	US 56131 35 A	<input checked="" type="checkbox"/>	Portable computer having dedicated register group and peripheral controller bus between system bus and peripheral controller	710/62
90	US 55634 96 A	<input checked="" type="checkbox"/>	Battery monitoring and charging control unit	320/128
91	US 55465 93 A	<input checked="" type="checkbox"/>	Multistream instruction processor able to reduce interlocks by having a wait state for an instruction stream	712/228
92	US 55443 11 A	<input checked="" type="checkbox"/>	On-chip debug port	714/40
93	US 55398 73 A	<input checked="" type="checkbox"/>	Picture storage apparatus and graphic engine apparatus	345/502
94	US 55091 30 A	<input checked="" type="checkbox"/>	Method and apparatus for grouping multiple instructions, issuing grouped instructions simultaneously, and executing grouped instructions in a pipelined processor	712/215
95	US 54918 25 A	<input checked="" type="checkbox"/>	Microprocessor having a functionally multiplexed input and output terminal	710/305
96	US 54918 04 A	<input checked="" type="checkbox"/>	Method and apparatus for automatic initialization of pluggable option cards	710/7
97	US 54715 93 A	<input checked="" type="checkbox"/>	Computer processor with an efficient means of executing many instructions simultaneously	712/235
98	US 54505 47 A	<input checked="" type="checkbox"/>	Bus interface using pending channel information stored in single circular queue for controlling channels of data transfer within multiple FIFO devices	713/600
99	US 54504 09 A	<input checked="" type="checkbox"/>	Multipoint-multipoint digital data service	370/470
100	US 54427 70 A	<input checked="" type="checkbox"/>	Triple port cache memory	711/3
101	US 54308 51 A	<input checked="" type="checkbox"/>	Apparatus for simultaneously scheduling instruction from plural instruction streams into plural instruction execution units	712/212
102	US 54266 06 A	<input checked="" type="checkbox"/>	Semiconductor memory device synchronous with external clock signal for outputting data bits through a small number of data lines	365/189 .05
103	US 54147 12 A	<input checked="" type="checkbox"/>	Method for transmitting data using a communication interface box	714/712
104	US 53752 25 A	<input checked="" type="checkbox"/>	System for emulating I/O device requests through status word locations corresponding to respective device addresses having read/write locations and status information	703/25

when a break-interrupt occurs, holding operation information of said processor before said break-interrupt in a second information holding section different from said first information holding section, and setting a flag for showing whether or not the break-interrupt state is set, to the break-interrupt state; and

in returning said processor from the interrupt state to a state before the interrupt, selecting and restoring one of operation information in said first information holding section and operation information in said second information holding section in accordance with a value of said flag.

10. An interrupt control method comprising the steps of: when a normal interrupt occurs, holding operation information of a processor before said normal interrupt in a first information holding section;

15 when a break-interrupt occurs, holding operation information of said processor before said break-interrupt in a second information holding section different from said first information holding section; and

20 in returning said processor from the interrupt state to a state before the interrupt, selecting and restoring one of operation information in said first information holding section and operation information in said second information holding section in accordance with contents of an interrupt return instruction.

11. An interrupt control method for an interrupt control apparatus having a function of normal interrupt and a function of break-interrupt, said method comprising the steps of:

when a break-interrupt occurs, holding at least an instruction address before said break-interrupt, to which a processor is to return from a break-interrupt state, and setting a flag for representing whether or not said break-interrupt state is set, to said break-interrupt state; and

in returning said processor from said break-interrupt state to a state before said break-interrupt, canceling said flag for representing said break-interrupt state, and restoring said instruction address which has been held.

12. A method according to claim 11, further comprising the steps of:

15 when said break-interrupt occurs, holding not only said instruction address but also the processor state before said break-interrupt, and in returning said processor from said break-interrupt state to said state before said break-interrupt, restoring said processor state, which has been held.

13. A method according to claim 11, further comprising the step of:

25 when said break-interrupt occurs, holding not only said instruction address but also a factor of said break-interrupt.

\* \* \* \* \*



	Docum ent ID	U	Title	Current OR
105	US 53634 85 A	<input checked="" type="checkbox"/>	Bus interface having single and multiple channel FIFO devices using pending channel information stored in a circular queue for transfer of information therein	710/113
106	US 53596 02 A	<input checked="" type="checkbox"/>	Multipoint-multipoint digital data service	370/401
107	US 53353 26 A	<input checked="" type="checkbox"/>	Multichannel FIFO device channel sequencer	710/306
108	US 53032 30 A	<input checked="" type="checkbox"/>	Fault tolerant communication control processor	370/458
109	US 52766 82 A	<input checked="" type="checkbox"/>	Medium access technique for LAN systems	370/443
110	US 51994 85 A	<input checked="" type="checkbox"/>	Air conditioner for motor vehicle having right, left and center temperature controlled vents	165/203
111	US 51777 39 A	<input checked="" type="checkbox"/>	Multipoint - multipoint digital data service	370/449
112	US 51776 79 A	<input checked="" type="checkbox"/>	Picoprocessor	712/36
113	US 51269 44 A	<input checked="" type="checkbox"/>	Data processing apparatus for producing in sequence pulses having variable width at output ports	701/103
114	US 51130 93 A	<input checked="" type="checkbox"/>	Semiconductor integrated circuit with multiple operation	326/16
115	US 50905 52 A	<input checked="" type="checkbox"/>	Three dimensional sorting apparatus	198/370 .04
116	US 50880 53 A	<input checked="" type="checkbox"/>	Memory controller as for a video signal processor	345/535
117	US 50383 20 A	<input checked="" type="checkbox"/>	Computer system with automatic initialization of pluggable option cards	710/10
118	US 49582 73 A	<input checked="" type="checkbox"/>	Multiprocessor system architecture with high availability	712/29
119	US 48887 41 A	<input checked="" type="checkbox"/>	Memory with cache register interface structure	365/230 .05
120	US 48750 54 A	<input checked="" type="checkbox"/>	Clean air hood for fluid jet printing	347/21
121	US 48687 83 A	<input checked="" type="checkbox"/>	Dynamic port reconfiguration	710/104
122	US 48273 97 A	<input checked="" type="checkbox"/>	Microcomputer-based spark ignition gas burner control system	700/81
123	US 48196 93 A	<input checked="" type="checkbox"/>	Fast operating bistable valve	137/625 .4
124	US 48092 61 A	<input checked="" type="checkbox"/>	Space and time switch for 22 PCM highways	370/374
125	US 47698 39 A	<input checked="" type="checkbox"/>	Method and device for the transfer of data in a data loop	370/458
126	US 47605 53 A	<input checked="" type="checkbox"/>	Terminal system configuration tracing method and apparatus	714/45
127	US 46740 83 A	<input checked="" type="checkbox"/>	Time division multiplexed switching structure for PBX	370/363

# **rnp**

**Printed by HPS Server  
for**

## **Walk-Up\_Printing**

---

**Printer: cpk2\_2c21\_gblrptr**

**Date: 02/19/04**

**Time: 13:35:36**

### **Document Listing**

<b>Document</b>	<b>Selected Pages</b>	<b>Page Range</b>	<b>Copies</b>
<b>US006032247</b>	<b>22</b>	<b>1 - 22</b>	<b>1</b>
<b>US006381190</b>	<b>9</b>	<b>1 - 9</b>	<b>1</b>
<b>Total (2)</b>	<b>31</b>	<b>-</b>	<b>-</b>

	Docum ent ID	U	Title	Current OR
128	US 45637 36 A	<input checked="" type="checkbox"/>	Memory architecture for facilitating optimum replaceable unit (ORU) detection and diagnosis	714/42
129	US 43998 36 A	<input checked="" type="checkbox"/>	Self-contained closed-loop electrically operated valve	137/487 .5
130	US 43852 06 A	<input checked="" type="checkbox"/>	Programmable port sense and control signal preprocessor for a central office switching system	709/244
131	US 43815 43 A	<input checked="" type="checkbox"/>	Controller port switch arrangement for sharing stored data among different systems	710/316
132	US 43432 18 A	<input checked="" type="checkbox"/>	Electronic musical instrument	84/625
133	US 43074 61 A	<input checked="" type="checkbox"/>	Call processor for a satellite communications controller	379/269
134	US 42118 95 A	<input checked="" type="checkbox"/>	Electronic telephone system with time division multiplexed signalling	370/384
135	US 42052 03 A	<input checked="" type="checkbox"/>	Methods and apparatus for digitally signaling sounds and tones in a PCM multiplex system	370/525
136	US 42002 24 A	<input checked="" type="checkbox"/>	Method and system for isolating faults in a microprocessor and a machine controlled by the microprocessor	714/31
137	US 41569 32 A	<input checked="" type="checkbox"/>	Programmable communications controller	710/3
138	US 41506 49 A	<input checked="" type="checkbox"/>	Load responsive EGR valve	123/568 .29
139	US 41081 19 A	<input checked="" type="checkbox"/>	Bottom cycle manifold for four-stroke internal combustion engines	123/315
140	US 41033 26 A	<input checked="" type="checkbox"/>	Time-slicing method and apparatus for disk drive	718/107
141	US 40914 55 A	<input checked="" type="checkbox"/>	Input/output maintenance access apparatus	714/25
142	US 40902 39 A	<input checked="" type="checkbox"/>	Interval timer for use in an input/output system	713/502
143	US 40842 34 A	<input checked="" type="checkbox"/>	Cache write capacity	711/118
144	US 40842 32 A	<input checked="" type="checkbox"/>	Power confidence system	714/22
145	US 40618 80 A	<input checked="" type="checkbox"/>	Time-multiplex programmable switching apparatus	370/382
146	US 40504 32 A	<input checked="" type="checkbox"/>	Fuel injection pump and governor and timing control system therefor	123/502
147	US 40178 39 A	<input checked="" type="checkbox"/>	Input/output multiplexer security system	710/51
148	US 40064 66 A	<input checked="" type="checkbox"/>	Programmable interface apparatus and method	710/48
149	US 40004 87 A	<input checked="" type="checkbox"/>	Steering code generating apparatus for use in an input/output processing system	710/40
150	US 38851 03 A	<input checked="" type="checkbox"/>	Automatic branch exchange using time division switching	370/378

HPS Trailer Page  
for  
**Walk-Up\_Printing**

UserID: rnp

Printer: cpk2\_2c21\_gblrptr

**Summary**

<u>Document</u>	<u>Pages</u>	<u>Printed</u>	<u>Missed</u>	<u>Copies</u>
US006032247	22	22	0	1
US006381190	9	9	0	1
Total (2)	31	31	0	-

	Docum ent ID	U	Title	Current OR
151	US 38338 88 A	<input checked="" type="checkbox"/>	GENERAL PURPOSE DIGITAL PROCESSOR FOR TERMINAL DEVICES	710/1
152	US 38151 04 A	<input checked="" type="checkbox"/>	INFORMATION PROCESSING SYSTEM	710/45
153	US 36298 46 A	<input checked="" type="checkbox"/>	TIME-VERSUS-LOCATION PATHFINDER FOR A TIME DIVISION SWITCH	711/167
154	US 35962 56 A	<input type="checkbox"/>	TRANSACTION COMPUTER SYSTEM HAVING MULTIPLE ACCESS STATIONS	710/45

HPS Trailer Page  
for

# **Walk-Up\_Printing**

---

**UserID: h**

**Printer: cpk2\_2c21\_gblrptr**

## **Summary**

<b>Document</b>	<b>Pages</b>	<b>Printed</b>	<b>Missed</b>	<b>Copies</b>
US004312034	68	68	0	1
US004788655	18	18	0	1
US005630157	114	114	0	1
Total (3)	200	200	0	-

	L #	Hits	Search Text	DBs
1	L1	7711	(operation instruction command) near30 ((issu\$3 dispatch\$3 schedul\$3 register) near30 (port slot))	USPAT; US-PGPUB
2	L2	368	(replac\$3 substitut\$3 modifi\$5 alter\$3 chang\$3) near20 1	USPAT; US-PGPUB
3	L3	608	(long compound) adj2 instruction and 1	USPAT; US-PGPUB
4	L4	154275	(issu\$3 dispatch\$3 schedul\$3 (port slot)).ab,ti.	USPAT; US-PGPUB
5	L8	969	(operation instruction command) near30 ((issu\$3 dispatch\$3 schedul\$3 register) near30 (port slot))	EPO; JPO; DERWENT; IBM_TDB
6	L11	19	(long compound) adj2 instruction and 8	EPO; JPO; DERWENT; IBM_TDB
7	L9	29	(replac\$3 substitut\$3 modifi\$5 alter\$3 chang\$3) near20 8	EPO; JPO; DERWENT; IBM_TDB
8	L5	199	3 and 4	USPAT; US-PGPUB
9	L7	214	2 not 6	USPAT; US-PGPUB
10	L6	154	2 and 4	USPAT; US-PGPUB

**h**

**Printed by HPS Server  
for**

# **Walk-Up\_Printing**

---

**Printer: cpk2\_2c21\_gblrptr**

**Date: 02/19/04**

**Time: 11:16:52**

## **Document Listing**

<b>Document</b>	<b>Selected Pages</b>	<b>Page Range</b>	<b>Copies</b>
US004312034	68	1 - 68	1
US004788655	18	1 - 18	1
US005630157	114	1 - 114	1
<b>Total (3)</b>	<b>200</b>	<b>-</b>	<b>-</b>



	L #	Hits	Search Text	DBs
1	L9	106	(operation instruction command) near10 (issue adj1 slot)	USPAT; US-PGPUB

setup of integrated POS registers (112 to 115);

control of data buffer registers by signals DIR, LDEN,

and LHDE;

generation of read or write input-output commands with

signals LIORD and LIOWR;

decoding a read only memory ROM field by generating

signal LCSROM, this field being programmable in

terms of position and size in the ROM memory space

of the BIOS extension defined by POS register (112);

decoding an input-output (IO) field by the LCSIO signal,

this field being programmable in terms of position and

size in the input-output (IO) space defined in the POS

registers (112, 114, 115);

management of READY channel signal (CDCHRDY) to

obtain a synchronous cycle at 300 ns or an asynchro-

nous cycle higher than 300 ns with the local input

(RDY);

generation of CDSFDBK signal

generation of CDDSI6 signal for a 16 bit field;

local inputs of signals MEMB16 and IOB16, defining the

width of the memory or input-output data bus.

For modes 0 and 2, this circuit also allows selection of

POS registers (110, 117) by sending signal (LCSPOS) and

generating card enable signal (LCDEN). For mode 0, this

circuit implements:

the function of management of a DMA channel in the

single or burst mode, authorizing a channel by defining

the burst size and the arbitration level programmable in

register (113);

generation of the DACK signal after participation in an

arbitration phase following a DRQ request.

In modes 1 and 2, this circuit implements the memory

command generation functions by furnishing signals

(LMBMRD) and (LMBMWR) and the random access

memory RAM field decode function by furnishing signal

(LCSRAM), this field being programmable in terms of

position and size in the system memory space by the POS

registers (112, 113, 114) in mode 2 and the POS register

(113) in mode 1.

This circuit also furnishes the multiplex function of one

local interrupt line out of four interrupt levels defined by

POS register (102) in mode 2 and by POS register (113) in

mode 1. Also, in mode 2, this circuit furnishes the signal

generation function (CHCK) and management of bits 6 and

7 of the POS register (115) with local inputs (ICCHK) and

(STAT).

In addition, in modes 1 and 3, this circuit furnishes the

selection function of the external identification registers by

sending signals (OEID0) and (OEID1).

Finally, in mode 3, this circuit adds to the functions of

modes 1 and 3 and in common to the four modes, a function

of management of two DMA channels in the single mode

with internal arbitration and programmable arbitration level

in POS register (113) and a signal (DACK0) or (DACK1)

generation function after an MCA arbitration phase follow-

ing a request (DRQ0) or (DRQ1), the fairness mode always

being active.

It will be noted that this circuit allows control of genera-

tion of the identifiers necessary for operation with an MCA

bus by decoding the POS (110) and POS (111) addresses and

commanding access to the registers in modes 1, 2, and 3. In

the hardware identifier mode for a card containing no read

only memory of the FROM type, the circuit generates

signals (OEID0) or (OEID1) with (LA0 at 0 or 1) in order

to control the external buffer generating the coupler card

identifier.

In mode 0, in a nonhardwired fashion, in the case where

this identifier locally after a period. In this case, the circuit

generates an identifier request directed to the local interface

and opens the coupler data buffer sending signal (CDPOS)

with (LAO-2 at 0 or 1).

Thus, depending on the operating modes selected, this

circuit can be used in various applications shown in FIGS.

FIG. 11 is the schematic diagram of an intelligent inter-

face disk controller card. This card is connected to a bus (1)

of the MCA (Micro Channel Architecture) type via a bus

arbitration integrated circuit (102) which is the interface

between bus (1) and the circuit on the card. For further

details on this integrated circuit (102), see the patent appli-

cation filed by Bull S.A. entitled "MCA Bus Arbitrator

Integrated Circuit and Applications of Such a Circuit."

This circuit (102) manages, by means of signal (CSSROM)

sent over line (623), the accesses to a memory (3) of the

EPROM type which contains the BIOS (Basic Input/Output

System) part of the disk interface. A coupler circuit (4)

physically provides the input-output interface between the

central processing unit and a microprocessor circuit (6) as

well as the interface between a CACHE memory (5) com-

posed of dynamic random access memories and a disk

controller circuit (9). Coupler circuit (4) is connected to disk

controller circuit (9) of the type marketed by NEC under

number 7282, by two separate data buses, and one bus MD

(0:7) (450) connecting coupler circuit (4) of CACHE

memory (5), and the other bus CD (0:7) (492) connecting the

disk controller both to microprocessor (6) and to coupler

circuit (4). Coupler circuit (4) receives the data from MCA

bus (1) via bus (41) that interfaces with this MCA bus (1) via

buffer registers (11) commanded by signals DIR, LDEN, and

HDEEN from arbitration circuit (102).

A bus (34) also allows EPROM memory (3) containing

the BIOS interface program to be connected with bus (41).

A bus (241) connects this bus (41) to interface coupler (2)

for the MCA bus. Coupler circuit (4) also receives, via a bus

(412), addresses LA (0:15) coming through buffer circuits

(612) from address bus A (0:23) (121) which connects MCA

bus (1) to interface coupler circuit (102). This buffer

circuits (612) are commanded by signal (ADL) from arbi-

tration circuit (102). Signals (MA, OE24, SBHB) also pass

through this bus (121). A control bus (120) allows signals

(S0, S1, MIO, DL, CMD) from MCA bus (1) to be received.

Coupler interface circuit (2) transmits via bus (213),

interfaced by a buffer register (13), and receives signals

ARB (0:3) via bus (210). A control bus (21) receives and

transmits signals (TC, BURST, PREEMPT, ARB-GNT).

Interface circuit (2) sends, via control bus (24), signals

(CSPOS, CSIO, IORD, IOWR). Circuit (2) receives or

transmits via control lines (42), signals (DRQ, DACK).

Coupler circuit (4) receives via line (694) the index signal

coming from the disk and, via lines (640), signals (OSTB,

MRO, R/W, REFRO) coming from microprocessor circuit

(6). Microprocessor circuit (6) also receives signals (TTGA)

and (ATN) coming from coupler circuit (4) via lines (460).

This microprocessor (6) is connected by an address bus CA

(0:19) (674), with both coupler circuit (4) and static memory

(7), and finally with EPROM memory (8) which contains the

card operating program. Coupler circuit (7) sends control

signals (WE, RAS0, RAS1, CAS0, CAS1) via line (451).

Disk controller (9) receives from disk connector (90), via

lines (95), signals (CMD, ATN, SCT, DSEL, INDEX,

XACK, STSD, DRDY). Likewise, this circuit (9) receives

via line (94), the read data signal (RNRZ), via line (93), the

	Docum ent ID	U	Title	Current OR
1	US 20040 03083 9 A1	<input type="checkbox"/>	Cache memory operation	711/137
2	US 20030 19192 8 A1	<input checked="" type="checkbox"/>	Multi-way select instructions using accumulated condition codes	712/236
3	US 20030 19178 9 A1	<input checked="" type="checkbox"/>	Method and apparatus for implementing single/dual packed multi-way addition instructions having accumulation options	708/670
4	US 20030 18814 3 A1	<input checked="" type="checkbox"/>	2N- way MAX/MIN instructions using N-stage 2- way MAX/MIN blocks	712/236
5	US 20030 18814 2 A1	<input checked="" type="checkbox"/>	N-wide add-compare-select instruction	712/236
6	US 20030 18813 4 A1	<input checked="" type="checkbox"/>	Combined addition/subtraction instruction with a flexible and dynamic source selection mechanism	712/221
7	US 20030 15435 8 A1	<input checked="" type="checkbox"/>	Apparatus and method for dispatching very long instruction word having variable length	712/24
8	US 20030 14996 4 A1	<input checked="" type="checkbox"/>	Method of executing an interpreter program	717/138
9	US 20030 11811 4 A1	<input checked="" type="checkbox"/>	Variable length decoder	375/240 .25
10	US 20030 10594 4 A1	<input checked="" type="checkbox"/>	Method and apparatus to quiesce a portion of a simultaneous multithreaded central processing unit	712/220
11	US 20030 07465 4 A1	<input checked="" type="checkbox"/>	Automatic instruction set architecture generation	717/161
12	US 20030 02395 9 A1	<input checked="" type="checkbox"/>	General and efficient method for transforming predicated execution to static speculation	717/151
13	US 20030 00526 1 A1	<input checked="" type="checkbox"/>	Method and apparatus for attaching accelerator hardware containing internal state to a processing core	712/35
14	US 20020 15699 9 A1	<input checked="" type="checkbox"/>	Mixed-mode hardware multithreading	712/228
15	US 20020 14409 2 A1	<input checked="" type="checkbox"/>	Handling of loops in processors	712/217
16	US 20020 14407 8 A1	<input checked="" type="checkbox"/>	Address translation	711/203
17	US 20020 13378 4 A1	<input checked="" type="checkbox"/>	Automatic design of VLIW processors	716/1

Pin Number	Type	Symbol	Description
------------	------	--------	-------------

10	Input	RDY	indicates selection of the connector for access to the POS registers connected to the connector. Local bus "ready" signal for asynchronous extension of the MCA cycle. The unread status is the low status. This signal must be generated such that the MCA bus signal CDHARDY does not exceed 3 $\mu$ s. Not connected.
11-12	Input	NC	MCA bus status bit. These lines indicate the start of a cycle and its type (read with S1 at low level and S0 at high level, write with S0 at low level and S0 at high level or reserved with S0 and S1 at the same levels).
15	Input	MIO	Memory/output cycle. This signal makes a distinction between a memory cycle and an input-output (IO) cycle. The type of cycle, write or read, is defined as a function of the values of S0 and S1. Thus, if MIO and S1 are at the high level and S0 at the low level, a write memory cycle is run.
16	Input	LADL	Address decode latch (or "lock"). This signal allows an address or status decode to be locked to its rising front to ensure proper running of the cycle.
17	Input	IOB16	8 or 16 bit input-output (IO). This input determines the given bus width of the input-outputs (IO) which allow or disallow generation of signals CDSD16 and LHDEEN for the input-output cycles. This line is hardwired and not a dynamic input.
18	Input	MEMB16	Low level: 16 bits High level: 8 bits 8 or 16 bit memory. This input determines the memory data bus width allowing or disallowing generation of signals CDSD16 and LHDEEN for the memory cycles. This line is hardwired and is not a dynamic input.
19	Output	LHDEEN	High level: 8 bits Low level: 16 bits High byte data enable. This low level active output must be connected to the input of an external enable circuit (245). This line is active with input-output (IO) access, memory [access], or in the DMA mode on 16 bits corresponding to the address fields programmed in the POS registers (112 to 115).
20	Output	LIOWR	IO write strobe. This signal, active in the low status, indicates an IO write. Decoding of the S0 S1 status and of MIO is authorized by command signal LCMID.
21	Output	LIORD	IO read strobe. This signal, active at low status, indicates an IO read. Decoding of the S0 S1 status and of MIO is authorized by command signal LCMID.
22	Output	LMWBSTDKL	Model: BURST. This high active signal connected to the MCA bus through an open collector inverter gate (F38) indicates transfer of a data block. This line is active after a won arbitration phase.

-continued-

	Docum ent ID	U	Title	Current OR
18	US 20020 12091 4 A1	<input checked="" type="checkbox"/>	Automatic design of VLIW processors	716/17
19	US 20020 12083 1 A1	<input checked="" type="checkbox"/>	Stall control	712/219
20	US 20020 11659 8 A1	<input checked="" type="checkbox"/>	Computer instruction with instruction fetch control bits	712/207
21	US 20020 11656 7 A1	<input checked="" type="checkbox"/>	Efficient I-cache structure to support instructions crossing line boundaries	711/3
22	US 20020 09199 6 A1	<input checked="" type="checkbox"/>	Predicated execution of instructions in processors	717/124
23	US 20020 08783 0 A1	<input checked="" type="checkbox"/>	Circuit and method for instruction compression and dispersal in wide-issue processors	712/204
24	US 20020 08329 3 A1	<input checked="" type="checkbox"/>	Register file circuitry	711/203
25	US 20020 05603 6 A1	<input checked="" type="checkbox"/>	Instruction sets for processors	712/209
26	US 20020 04290 9 A1	<input checked="" type="checkbox"/>	Retargetable compiling system and method	717/149
27	US 20020 03570 5 A1	<input checked="" type="checkbox"/>	Information recording method, information recording device, and information storage medium	714/7
28	US 20010 04746 6 A1	<input checked="" type="checkbox"/>	Processors having compressed instructions and methods of compressing instructions for processors	712/226
29	US 20010 03842 2 A1	<input checked="" type="checkbox"/>	Device interconnect system using analog line	348/478
30	US 20010 03485 5 A1	<input checked="" type="checkbox"/>	Information recording method, information recording device, and information storage medium	714/7
31	US 20010 02197 2 A1	<input checked="" type="checkbox"/>	Mapping circuitry and method	712/217
32	US 20010 02026 5 A1	<input checked="" type="checkbox"/>	Data processor with multi-command instruction words	712/24
33	US 20010 02026 2 A1	<input checked="" type="checkbox"/>	Information recording method, information recording device, and information storage medium	711/4
34	US 20010 02026 1 A1	<input checked="" type="checkbox"/>	Information recording method, information recording device, and information storage medium	711/4

Pin Number	Type	Symbol	Description
24	Output	LMRDOPRBMPT	<p>request</p> <p>Mode0 Mode3: OPRBMPT, request to MCA. This high active signal connected to the MCA bus through an open collector inverter gate (F38) indicates request of the MCA bus following a request DRQ. This line becomes inactive after a won arbitration phase.</p> <p>Mode1 Mode2: LMEMRD, memory read strobe. This signal, active at low status, indicates a memory read. Decoding of statuses S0, S1, and MIO is authorized by command signal LCMID.</p> <p>Mode0 Mode3: DRQ, DMA request in mode0. This input, active at high status, indicates a DMA channel request and triggers an MCA bus pre-empt.</p> <p>Mode2: CHECK, channel check. This output, active at high status, connected to the MCA bus through an open collector inverter, indicates appearance of a serious error that could disrupt system operation. This line becomes inactive after writing to 1 of bit 7 (or POS 115, Mode1: not used).</p> <p>Clock at 14.318 MHz. This clock is used for internal arbitration of requests DRQ0 and DRQ1 in modes. Mode0 Mode3: Arbitration, ARB/GNT. This high level input indicates an arbitration phase during which the competing priority levels are presented on the MCA bus (ARB0-3). At the time of the descending front of this signal, the MCA bus is allocated to the highest priority that maintains its ARB level, as long as this signal is at the low level; the other competitors have withdrawn their levels.</p> <p>Mode2: STAT, status. This local input reports the presence of an error status. This signal, active in the high status, activates bit 6 of POS 115 if an error is reported by the (CHECK) signal.</p> <p>Mode1: not used.</p> <p>Mode0 Mode3: ARB0, arbitration number. This signal from the MCA bus indicates the priority number and allows determination during the arbitration phase (with ARB1-3) of the winner. The ARB0 signal is the least significant bit.</p> <p>Mode1 Mode2: INTO interrupt. This local signal active at the high status indicates appearance of an interrupt.</p>
25	Input	CHECKDRQ0	
26	Input	014MHZ	
27	Input	ARBSTAT	
28	Input	ARB0INTO	

	Docum ent ID	U	Title	Current OR
35	US 20010 01872 7 A1	<input checked="" type="checkbox"/>	Information recording method, information recording device, and information storage medium	711/112
36	US 20010 01690 1 A1	<input checked="" type="checkbox"/>	Communicating instruction results in processors and compiling methods for processors	712/217
37	US 66751 92 B2	<input checked="" type="checkbox"/>	Temporary halting of thread execution until monitoring of armed events to memory location identified in working registers	718/107
38	US 66586 55 B1	<input checked="" type="checkbox"/>	Method of executing an interpreter program	717/139
39	US 66512 22 B2	<input checked="" type="checkbox"/>	Automatic design of VLIW processors	716/1
40	US 66474 68 B1	<input checked="" type="checkbox"/>	Method and system for optimizing translation buffer recovery after a miss operation within a multi-processor environment	711/147
41	US 66293 12 B1	<input checked="" type="checkbox"/>	Programmatic synthesis of a machine description for retargeting a compiler	717/136
42	US 66292 33 B1	<input checked="" type="checkbox"/>	Secondary reorder buffer microprocessor	712/218
43	US 66292 31 B1	<input checked="" type="checkbox"/>	System and method for efficient register file conversion of denormal numbers between scalar and SIMD formats	712/1
44	US 65811 87 B2	<input checked="" type="checkbox"/>	Automatic design of VLIW processors	716/1
45	US 65499 30 B1	<input checked="" type="checkbox"/>	Method for scheduling threads in a multithreaded processor	718/104
46	US 65264 21 B1	<input checked="" type="checkbox"/>	Method of scheduling garbage collection	707/206
47	US 64937 41 B1	<input checked="" type="checkbox"/>	Method and apparatus to quiesce a portion of a simultaneous multithreaded central processing unit	718/107
48	US 64907 16 B1	<input checked="" type="checkbox"/>	Automated design of processor instruction units	716/18
49	US 64809 38 B2	<input checked="" type="checkbox"/>	Efficient I-cache structure to support instructions crossing line boundaries	711/125
50	US 64635 24 B1	<input checked="" type="checkbox"/>	Superscalar processor and method for incrementally issuing store instructions	712/221
51	US 64571 73 B1	<input checked="" type="checkbox"/>	Automatic design of VLIW instruction formats	717/149
52	US 64272 35 B1	<input checked="" type="checkbox"/>	Method and apparatus for performing prefetching at the critical section level	717/148
53	US 64218 26 B1	<input checked="" type="checkbox"/>	Method and apparatus for performing prefetching at the function level	717/161
54	US 64084 28 B1	<input checked="" type="checkbox"/>	Automated design of processor systems using feedback from internal measurements of candidate systems	716/17
55	US 63857 57 B1	<input checked="" type="checkbox"/>	Auto design of VLIW processors	716/1
56	US 62894 37 B1	<input checked="" type="checkbox"/>	Data processing system and method for implementing an efficient out-of-order issue mechanism	712/217

Pin Number	Type	Symbol	Description
29	Input	LPREMP	Mode0 Mode3: PREMP, MCA bus request. This MCA bus signal active at the low status indicates an MCA bus request.
30	Input	TCCHKCKDQ1	Mode0: TC (Terminal Count). This MCA bus signal, active at the low status, indicates the end of a DMA mode exchange. This input is used to interrupt the BURST signal.
31	Input	CHRESSET	Mode1: not used. Mode2: ICHK, error check. This local signal, active at low status, indicates appearance of a serious error. This input is used to generate the CHCK signal as well as bit 7 of POS 105.
32	Input	LCMD	Mode3: DRQ1, DMA request on channel 1. This local input, active at high status, indicates request for a DMA status, indicates request for a DMA channel and triggers a preempt of the MCA bus.
33-34	Input	MODE0	Channel reset. This MCA bus signal, active at high status, is used when powering on to set up the circuit. Command. This signal from the MCA bus is active at low status. This input indicates that the data are valid on the bus. Its rising from indicates end of cycle. This signal is used to authorize input-output (IO) and memory commands as well as data buffer commands.
35	Input	TESTIN	These local signals indicate the operating mode of the circuit. Mode0 Mode1 Mode2 Mode3
36	Output	TESTOUT	Mode0 Mode1 Mode2 Mode3
37-40	Output	OARB0T0 OARB1T1 OARB2T2 OARB3T3	Mode0 Mode3: OARB (0-3), arbitration number. Bus arbitration priority level. These 4 bits are connected to MCA bus ARB through open inverter collectors (F38) and are active at the time of an arbitration phase following an MCA bus request. These signals are maintained when an arbitration is won and disappear if it is lost.
41	Output	LCSRAMDK0	Mode1 Mode2: IT (0-3) interrupt number. Interrupt lines. These 4 outputs are connected to MCA bus IRQ through open inverter collectors. The INT input is transmitted to multiplexer (103) which sends it to one of the 4 IT outputs (0-3) according to the configuration of bits 6 and 7 (NT) of POS register (112) in Mode2. These lines are active at the high level. Mode0 Mode3: LDACK0, acknowledges channel 0. This local output, active at low status, indicates an input-output (IO) cycle in the DMA mode after an arbitration phase won following a DRQ0 request in Mode3. This local output, active at low status, indicates arbitration won following a DRQ0 request in Mode1.

-continued-



	Docum ent ID	U	Title	Current OR
57	US 62370 73 B1	<input checked="" type="checkbox"/>	Method for providing virtual memory to physical memory page mapping in a computer operating system that randomly samples state information	711/202
58	US 61957 48 B1	<input checked="" type="checkbox"/>	Apparatus for sampling instruction execution information in a processor pipeline	712/227
59	US 61890 88 B1	<input checked="" type="checkbox"/>	Forwarding stored data fetched for out-of-order load/read operation to over-taken operation read-accessing same memory location	712/216
60	US 61758 14 B1	<input checked="" type="checkbox"/>	Apparatus for determining the instantaneous average number of instructions processed	702/182
61	US 61638 40 A	<input checked="" type="checkbox"/>	Method and apparatus for sampling multiple potentially concurrent instructions in a processor pipeline	712/227
62	US 61483 96 A	<input checked="" type="checkbox"/>	Apparatus for sampling path history in a processor pipeline	712/227
63	US 61416 75 A	<input checked="" type="checkbox"/>	Method and apparatus for custom operations	708/706
64	US 61311 52 A	<input checked="" type="checkbox"/>	Planar cache layout and instruction stream therefor	712/24
65	US 61227 22 A	<input checked="" type="checkbox"/>	VLIW processor with less instruction issue slots than functional units	712/24
66	US 61190 75 A	<input checked="" type="checkbox"/>	Method for estimating statistics of properties of interactions processed by a processor pipeline	702/186
67	US 60921 80 A	<input checked="" type="checkbox"/>	Method for measuring latencies by randomly selected sampling of the instructions while the instruction are executed	712/200
68	US 60761 54 A	<input checked="" type="checkbox"/>	VLIW processor has different functional units operating on commands of different widths	712/24
69	US 60700 09 A	<input checked="" type="checkbox"/>	Method for estimating execution rates of program execution paths	717/130
70	US 60556 19 A	<input checked="" type="checkbox"/>	Circuits, system, and methods for processing multiple data streams	712/36
71	US 60444 51 A	<input checked="" type="checkbox"/>	VLIW processor with write control unit for allowing less write buses than functional units	712/24
72	US 60094 83 A	<input checked="" type="checkbox"/>	System for dynamically setting and modifying internal functions externally of a data processing apparatus by storing and restoring a state in progress of internal functions being executed	710/36
73	US 60028 80 A	<input checked="" type="checkbox"/>	VLIW processor with less instruction issue slots than functional units	712/24
74	US 60000 44 A	<input checked="" type="checkbox"/>	Apparatus for randomly sampling instructions in a processor pipeline	714/47
75	US 59745 37 A	<input checked="" type="checkbox"/>	Guard bits in a VLIW instruction control routing of operations to functional units allowing two issue slots to specify the same functional unit	712/215
76	US 59665 30 A	<input checked="" type="checkbox"/>	Structure and method for instruction boundary machine state restoration	712/244
77	US 59648 67 A	<input checked="" type="checkbox"/>	Method for inserting memory prefetch operations based on measured latencies in a program optimizer	712/219
78	US 59637 44 A	<input checked="" type="checkbox"/>	Method and apparatus for custom operations of a processor	712/9

Pin Number	Type	Symbol	Description
44	Output	LCSIO	RAM. This local output active at low status indicates selection of the RAM field programmed in bits 2 of register POS 112 and 0 of register 114 for modes 1 and 2 (on the one hand) register 113 in mode 2 or (on the other hand) bits 3 to 7 of register 113 in mode 1. Addresses and valid statuses are locked by LCMID. Chip select Input-Outputs. This local output, active at low status, indicates selection of the input-output (IO) field programmed in the POS registers, on the one hand whose size in modes 0, 1, and 3 is indicated by bits 1, 2 (IOA) of register 112 and whose position is indicated by register 114 and bits 0-4 of register 115, and on the other hand is validated (enabled) in mode 2 by bit 1 of register 112, and whose position is indicated by bits 0-4 of register 115 and 2-7 of register 114. Chip select ROM. This local output, active at low status, indicates selection of the ROM field programmed in fields (SEG ROM) of bits (3-5) of register 112 and bits 6-7 (EROM) of register 112 in modes 0, 1, and 3 or of bit 1 (VROM) of register 114 in mode 2. Valid addresses and status reads are locked by LCMID. Mode0 Mode2: LCSPOS - POS register selection. This local output, active at low status, indicates selection of POS registers 110 to 117. The LSETUP signal is locked by LADL. Mode1 Mode3: OEMD, identifier output enable (output enable ID0). This local output active at low status indicates that the card is active (bit 0 POS 112). Mode1 Mode3: OEMD, identifier output enable (output enable ID1). This local output active at low status indicates reading of register POS 110. Mode0 Mode2: LCMEN card enable. This local output active at low status indicates that the card is active (bit 0 POS 112). Mode1 Mode3: OEMD, identifier output enable (output enable ID1). This local output active at low status indicates reading of register POS 111.
46	Output	LCSPOEIO	Mode0 Mode2: LCSPOS - POS register selection. This local output, active at low status, indicates selection of POS registers 110 to 117. The LSETUP signal is locked by LADL. Mode1 Mode3: OEMD, identifier output enable (output enable ID0). This local output active at low status indicates that the card is active (bit 0 POS 112). Mode1 Mode3: OEMD, identifier output enable (output enable ID1). This local output active at low status indicates reading of register POS 110. Mode0 Mode2: LCMEN card enable. This local output active at low status indicates that the card is active (bit 0 POS 112). Mode1 Mode3: OEMD, identifier output enable (output enable ID1). This local output active at low status indicates reading of register POS 111.
45	Output	LCSROM	RAM. This local output active at low status indicates selection of the RAM field programmed in bits 2 of register POS 112 and 0 of register 114 for modes 1 and 2 (on the one hand) register 113 in mode 2 or (on the other hand) bits 3 to 7 of register 113 in mode 1. Addresses and valid statuses are locked by LCMID. Chip select Input-Outputs. This local output, active at low status, indicates selection of the input-output (IO) field programmed in the POS registers, on the one hand whose size in modes 0, 1, and 3 is indicated by bits 1, 2 (IOA) of register 112 and whose position is indicated by register 114 and bits 0-4 of register 115, and on the other hand is validated (enabled) in mode 2 by bit 1 of register 112, and whose position is indicated by bits 0-4 of register 115 and 2-7 of register 114. Chip select ROM. This local output, active at low status, indicates selection of the ROM field programmed in fields (SEG ROM) of bits (3-5) of register 112 and bits 6-7 (EROM) of register 112 in modes 0, 1, and 3 or of bit 1 (VROM) of register 114 in mode 2. Valid addresses and status reads are locked by LCMID. Mode0 Mode2: LCSPOS - POS register selection. This local output, active at low status, indicates selection of POS registers 110 to 117. The LSETUP signal is locked by LADL. Mode1 Mode3: OEMD, identifier output enable (output enable ID0). This local output active at low status indicates that the card is active (bit 0 POS 112). Mode1 Mode3: OEMD, identifier output enable (output enable ID1). This local output active at low status indicates reading of register POS 110. Mode0 Mode2: LCMEN card enable. This local output active at low status indicates that the card is active (bit 0 POS 112). Mode1 Mode3: OEMD, identifier output enable (output enable ID1). This local output active at low status indicates reading of register POS 111.
47	Output	LCDENOEID1	Mode0 Mode2: LCMEN card enable. This local output active at low status indicates that the card is active (bit 0 POS 112). Mode1 Mode3: OEMD, identifier output enable (output enable ID0). This local output active at low status indicates that the card is active (bit 0 POS 112). Mode1 Mode3: OEMD, identifier output enable (output enable ID1). This local output active at low status indicates reading of register POS 110. Mode0 Mode2: LCMEN card enable. This local output active at low status indicates that the card is active (bit 0 POS 112). Mode1 Mode3: OEMD, identifier output enable (output enable ID1). This local output active at low status indicates reading of register POS 111.
48	Input	BHB	System byte high enable. This signal from the MCA bus is used to validate the high byte when accessing a 16-bit system MCA bus addresses. These bits, of which A0 is the least significant bit and A23 the most significant, are used to decode the memory and input-output (IO) resources. Mode0 Mode3: ARB3, arbitration level. This MCA bus signal indicates the priority level and enables the winner to be determined during the arbitration phase (with ARB0-ARB2). ARB3 is the most significant bit.
49-60	Input	A0-A11	Mode0 Mode2: WSI, size of memory window, significant bit.
68-79	Input	A12-A23	Mode0 Mode2: WSI, size of memory window, significant bit.
61	Input	WSIARB3	Mode0 Mode2: WSI, size of memory window, significant bit.
	Output	WSIARB3	Mode0 Mode2: WSI, size of memory window, significant bit.

	Docum ent ID	U	Title	Current OR
79	US 59319 39 A	<input checked="" type="checkbox"/>	Read crossbar elimination in a VLIW processor	712/24
80	US 59238 72 A	<input checked="" type="checkbox"/>	Apparatus for sampling instruction operand or result values in a processor pipeline	712/244
81	US 59238 63 A	<input checked="" type="checkbox"/>	Software mechanism for accurately handling exceptions generated by instructions scheduled speculatively due to branch elimination	712/216
82	US 58782 67 A	<input checked="" type="checkbox"/>	Compressed instruction format for use in a VLIW processor and processor for processing such instructions	712/24
83	US 58623 99 A	<input checked="" type="checkbox"/>	Write control unit	712/24
84	US 58623 98 A	<input checked="" type="checkbox"/>	Compiler generating swizzled instructions usable in a simplified cache layout	712/24
85	US 58527 41 A	<input checked="" type="checkbox"/>	VLIW processor which processes compressed instruction format	712/24
86	US 58389 40 A	<input checked="" type="checkbox"/>	Method and apparatus for rotating active instructions in a parallel data processor	712/216
87	US 58260 54 A	<input checked="" type="checkbox"/>	Compressed Instruction format for use in a VLIW processor	712/213
88	US 58094 50 A	<input checked="" type="checkbox"/>	Method for estimating statistics of properties of instructions processed by a processor pipeline	702/186
89	US 57873 02 A	<input checked="" type="checkbox"/>	Software for producing instructions in a compressed format for a VLIW processor	712/24
90	US 57519 85 A	<input checked="" type="checkbox"/>	Processor structure and method for tracking instruction status to maintain precise state	712/218
91	US 56945 64 A	<input checked="" type="checkbox"/>	Data processing system a method for performing register renaming having back-up capability	712/216
92	US 56734 26 A	<input checked="" type="checkbox"/>	Processor structure and method for tracking floating-point exceptions	712/244
93	US 56734 08 A	<input checked="" type="checkbox"/>	Processor structure and method for renamable trap-stack	712/216
94	US 56597 21 A	<input checked="" type="checkbox"/>	Processor structure and method for checkpointing instructions to maintain precise state	712/228
95	US 56551 15 A	<input checked="" type="checkbox"/>	Processor structure and method for watchpoint of plural simultaneous unresolved branch evaluation	712/239
96	US 56511 24 A	<input checked="" type="checkbox"/>	Processor structure and method for aggressively scheduling long latency instructions including load/store instructions while maintaining precise state	712/215
97	US 56491 36 A	<input checked="" type="checkbox"/>	Processor structure and method for maintaining and restoring precise state at any instruction boundary	712/244
98	US 56447 42 A	<input checked="" type="checkbox"/>	Processor structure and method for a time-out checkpoint	712/244
99	US 56340 23 A	<input checked="" type="checkbox"/>	Software mechanism for accurately handling exceptions generated by speculatively scheduled instructions	712/244
100	US 56279 81 A	<input checked="" type="checkbox"/>	Software mechanism for accurately handling exceptions generated by instructions scheduled speculatively due to branch elimination	712/235
101	US 55985 46 A	<input checked="" type="checkbox"/>	Dual-architecture super-scalar pipeline	712/209

Pin Number	Type	Symbol	Description
62	Input	WS0ARB2	Mode0 Mode3: ARB2. arbitration level. This signal from the MCA bus indicates the priority level and enables the winner to be determined during the arbitration phase (with ARB0-1-3). Mode2: WS0, memory window size. This local output indicates, with bits WS1 and M116, the size of the memory used by the card. See table WS1 ARB3.
63	Input	ARB1M116	Mode0 Mode3: ARB1. arbitration level. This signal from the MCA bus indicates the priority level and allows the winner to be determined during the arbitration phase (with ARB0-2-3). Mode2: M116. This local output indicates, as seen above, the position of the memory used in the memory space of the system. See TABLE WS1 ARB3.
65	Output	CDSPDBK	Card selected feedback. This output active at high status connected to the MCA bus through an inverter (P04) indicates selection of a memory or input-output (IO) zone used by the card.
66	Output	CDDSI6	Card data size 16. This output active at high status connected to the MCA bus through an inverter (P04) indicates selection of a memory or input-output (IO) zone of 16 bits.
67	Output	CDCHRDY	Channel ready. This output, connected to the MCA bus through an inverter (P04), indicates an unread state at high status. This line can be generated by programming bit 5 of P05 register 115 and maintained by the RDY input.
80	Output	L1DEN	Low byte data enable. This local output, active at the low level, indicates low access of a local input-output (IO) or memory resource. This line must be connected to the enable chip of an external buffer (245).
81	Output	DIR	Direction. This local output indicates the direction of data transfers currently under way. A low level indicates a read and a high level, a write. This line must be connected to the direction [sic] of an external buffer (245).
1	Input	VDD	5V
2	Input	VSS	Ground
42	64		

bits WS0 and M116 the size of the memory used by the card. This size is defined in mode 2 by bits 6, 7 (WSIZE) of register 113 and bit 0 (M116) of register 114. M116 = 0: in first megabyte  
WS0 WS1 Size

1	1	64 KB
0	1	32 KB
1	0	16 KB
0	0	WS0 WS1 Size

1	1	1 MB
0	1	512 MB
1	0	256 MB

	Docum ent ID	U	Title	Current OR
102	US 55618 46 A	<input checked="" type="checkbox"/>	Base station and channel monitoring method	370/337
103	US 55421 09 A	<input checked="" type="checkbox"/>	Address tracking and branch resolution in a processor with multiple execution pipelines and instruction stream discontinuities	712/234
104	US 53496 77 A	<input checked="" type="checkbox"/>	Apparatus for calculating delay when executing vector tailgating instructions and using delay to facilitate simultaneous reading of operands from and writing of results to same vector register	712/4
105	US 49841 56 A	<input checked="" type="checkbox"/>	Automatic checkin apparatus	705/5
106	US 38329 73 A	<input checked="" type="checkbox"/>	APPARATUS FOR THE PRODUCTION OF A MULTI-LAYER SHEET MATERIAL OF MICROPOROUS STRUCTURE	118/50

FIG. 7A shows in greater detail the logic blocks of decode circuit (106) which is composed mainly of a logic block of POS registers 112 to 115, a logic block DPS (1060) for commanding the POS registers, and a logic block (1061) DCS generating selection signals, either from input-output 5 or from random access memory RAM or from read only memory ROM as a function of the addresses presented on the address bus.

FIG. 6B is the detailed logic diagram of the POS registers composed of flip-flops whose outputs DPOSHY indicate the number by X, and can be loaded from data bus DBD-ID7 in synchroization with signals LWPOS2, LWPOS3, LWPOS4, and LWPOS5 selecting each of the registers in the write or read modes.

FIG. 6C shows the multiplex logic enabling selection, in the read mode, of any of the four paths constituted by the read mode, of each of the four registers of which each of the significant bits is sent to a four-input multiplexer and an output ODY, Y being the corresponding number of bits. FIG. 6D shows the general logic of the POS register 20 selection signals, particularly signals LWPOS2 to LWPOS5 which enable the POS registers and signals SEL 0, SEL 1 which command the multiplexers to be selected or set up. The various signals are generated by decoding addresses 1A0 to 1A2 of address bus MCA and signals LRSETUP, LRADL, LRSET 1, LCYOW, LCYOR, CYOR and

MODE 02.

FIGS. 6E and 6F are the logic diagrams of the circuits that select inputs-outputs by the CSIO signal, random access memory RAM by the CSRAM signal, and read only memory ROM by the LCSR0M signal.

These signals are generated by processing the various MIO signals from the MCA bus and MEM816, IO816 from the card and indicating the bus size from these signals, for example by selecting inputs-outputs obtained by comparing addresses A3 to A15 with bits 1 to 7 of the POS4 register and bits 0 to 4 of the POS5 register. Likewise, comparison of addresses A16 to A23 with bits 0 to 2 of the POS3 register forming the word SEGROM in mode 0 or with bits 3 to 5 of the POS2 register in mode 2 and bits 6 and 7 of register POS2 in mode 02 allow generation of the read only memory ROM selection signal by intermediate signal ADROM.

FIG. 6G is the circuit selection logic diagram that selects the RAM memory. In mode 1 this logic makes a comparison between low address bits A14 to A16 furnished by the MCA bus with bits 3 to 5 of the POS3 register constituting the SEGROM information to form an ADDR0M address enable signal. A RAM memory enable signal ENRAM is formed either by combining bits 6 and 7 of the POS3 register in the case of mode 1 operation or by bit 2 of the POS2 register in the case of mode 2 operation of the circuit. These signals produce the ENRAM signal by addition. The address enable signal is also to be produced in mode 2 by comparing address bits A14 to A19 furnished by the address bus with bits 0 to 5 of the POS3 register or by comparing bits A18 to A23 furnished by the address bus with the same bits of the POS3 register, this comparison being made according to the value of the MADDR24 signal indicating extension of the addresses to 16 megabits.

FIG. 7A shows the breakdown of command logic circuit 105 into two logic blocks (1050, 1051). The first (1050) furnishes the commands from the various elements that may be associated with this arbitration circuit such as a memory, input-output, or buffer registers. This circuit 105 also has a logic block (1051) BUF forming the buffer selection signals, which, as will be seen below in the applications, may be associated with this arbitration circuit.

FIG. 7B shows production of the LHIDEN and ILIDEN signals from external signals IO816 and MEM816 as from a signal indicating operation in mode 1 or 2 (mode 1, 2).

FIG. 7C is the detailed logic diagram of block (1050) which produces outputs MWRBSTDK1 as a function of the modes used and the BURSTOPRMT and DACK1 signals and the MRDOPRMTT signal, also as a function of modes 1 and 2 or mode 0 and 3. These circuits also produce internal signals from inputs SO to S1 indicating the start of a cycle, input-output cycle, and LADL which ensures that the cycle is running properly by means of the address decode latch (lock). This information is used to generate internal signals LCYMEM indicating a memory cycle, CYTOR indicating an input-output read cycle, and LCYOR, LCYOW indicating an input-output write cycle.

FIG. 8A is the breakdown of an arbitration logic circuit (104) into a logic block (1040) handling interrupts, a logic block (1041) measuring arbitration, and a logic block (1042) generating the BURST signal.

FIG. 8B shows the detailed logic diagram of part of logic block 1041 producing, from signals from arbitration level(s) RARB0 to RARB3 coming from the MCA bus and bits 2 to 5 of the POS2 register in mode 0 or bits 0 to 4 or 7 in mode 3 depending on the arbitration channel enabled by signal ENARB1 or ENARB0, signals OARB0 to OARB3.

FIG. 8C is the detailed logic schematic of the part of logic block 1041 that allows signals ENARB0 to ENARB1 to be produced as well as other arbitration signals by using signals, acknowledge signals LACK1, and request signals on bus LOPRMT.

FIG. 8D shows the detailed logic diagram of logic block IT (1040) generating the interrupt levels in the arbitration procedure bearing in mind, on the one hand, arbitration numbers OARB0 to OARB3 furnished by arbitration circuit DMA and the values of bits 0 and 1 of the POS3 register in mode 1 constituted by the NIT information and by bits 6 and 7 of register POS2 in mode 2.

FIG. 8E is the detailed logic diagram of logic block (1042) generating the BURST signal. This signal is produced from bits 4 and 5 of the POS3 register and from signals CDBN, LB0MD, LPRR0MPT, LARB, TTCM-CRMD1, LWON1, LCYOTL, IDRQ0 in order to satisfy the DMA cycle with a burst in mode 0 as shown in FIG. 19.

FIG. 9 represents the detailed logic diagram of mode decode circuit (108) that, from signals RMOD0 and RMOD1 available at input pins 3334, allow these signals to be decoded in the form of four signals MODE 0, MODE 1, MODE 2, MODE 3 and additional signals MODE 12, MODE 02, MODE 03 necessary for exploiting and selecting certain information contained in the POS registers by means of the circuits described above.

FIG. 10 is the detailed logic diagram of the circuit generating the ready signal upon reception of the RRDY signal to form the ICDRDY signal intended for the MCA bus by using signals indicating a memory cycle LADROM, LADRAM or an input-output cycle LADIO, as well as by using signals selecting the random access memory or inputs-outputs, CSRAM and CSIO respectively, and by using bit 5 of the POS5 register constituting the RRDY information. This circuit also uses signals RMIO and LWON1.

Thus, the integrated circuit represented, once installed on a card, permits the following functions depending on the information contained in the registers, whatever the operating mode used:

	L #	Hits	Search Text	DBs
1	L1	7711	(operation instruction command) near30 ((issu\$3 dispatch\$3 schedul\$3 register) near30 (port slot))	USPAT; US-PGPUB
2	L2	368	(replac\$3 substitut\$3 modifi\$5 alter\$3 chang\$3) near20 1	USPAT; US-PGPUB
3	L3	608	(long compound) adj2 instruction and 1	USPAT; US-PGPUB
4	L4	154275	(issu\$3 dispatch\$3 schedul\$3 (port slot)).ab,ti.	USPAT; US-PGPUB
5	L8	969	(operation instruction command) near30 ((issu\$3 dispatch\$3 schedul\$3 register) near30 (port slot))	EPO; JPO; DERWENT; IBM_TDB
6	L11	19	(long compound) adj2 instruction and 8	EPO; JPO; DERWENT; IBM_TDB
7	L9	29	(replac\$3 substitut\$3 modifi\$5 alter\$3 chang\$3) near20 8	EPO; JPO; DERWENT; IBM_TDB
8	L5	199	3 and 4	USPAT; US-PGPUB
9	L7	214	2 not 6	USPAT; US-PGPUB
10	L6	154	2 and 4	USPAT; US-PGPUB
11	L18	1241	((issu\$3 dispatch\$3 schedul\$3) and (port slot)).ab,ti.	USPAT; US-PGPUB
12	L21	4730	(operation instruction command) near10 ((issu\$3 dispatch\$3 schedul\$3 register) near10 (port slot)) and (register and (microprocess\$3 process\$3 comput\$3))	USPAT; US-PGPUB
13	L20	35	(operation instruction command) near10 ((issu\$3 dispatch\$3 schedul\$3) near10 (port slot)) and (register and (comput\$3 microprocess\$3 process\$3))	EPO; JPO; DERWENT; IBM_TDB
14	L23	138	18 and 21	USPAT; US-PGPUB




FIG. 10



	Docum ent ID	U	Title	Current OR
1	JP 20030 37572 A	<input type="checkbox"/>	SCHEDULING SYSTEM	
2	JP 20012 65593 A	<input checked="" type="checkbox"/>	INFORMATION PROCESSOR	
3	JP 09180 032 A	<input checked="" type="checkbox"/>	CARD PROCESSOR AND CARD PROCESSING SYSTEM USING THE SAME	
4	JP 08095 956 A	<input checked="" type="checkbox"/>	VECTOR PROCESSOR	
5	JP 05158 968 A	<input checked="" type="checkbox"/>	INSTRUCTION ISSUE CONTROL DEVICE	
6	JP 02236 649 A	<input checked="" type="checkbox"/>	MEMORY CONTROL SYSTEM	
7	JP 62296 243 A	<input checked="" type="checkbox"/>	MICROCOMPUTER	
8	WO 98137 55 A2	<input checked="" type="checkbox"/>	READ CROSSBAR ELIMINATION IN A VLIW PROCESSOR	
9	EP 72533 4 A1	<input checked="" type="checkbox"/>	Executing speculative parallel instruction threads	
10	EP 60592 7 A1	<input checked="" type="checkbox"/>	Improved very long instruction word processor architecture.	
11	GB 22666 05 A	<input checked="" type="checkbox"/>	Microprocessor having a run/stop pin for accessing an idle mode	
12	NNRD4 20138	<input checked="" type="checkbox"/>	Efficient Scheduling and Operand Renaming of Groups of Instructions	
13	NA930 6163	<input checked="" type="checkbox"/>	Dealer Instruction Processing Unit Governor Decoders	
14	NN930 5313	<input checked="" type="checkbox"/>	Multisequencing a Single Instruction Stream using the Parameter of Occupancy to Moderate Complexity	
15	NN921 2323	<input checked="" type="checkbox"/>	Means for Generating a Pass A20 Signal from a Single Register.	
16	WO 20030 88038 A	<input checked="" type="checkbox"/>	Multi-issue processor e.g. super scalar processor for real time application, has location in holdable registers in which one set of issue slots is different from location of holdable registers in another set of slots	
17	US 20020 08331 3 A	<input checked="" type="checkbox"/>	Data processing apparatus has register file with access ports, functional unit and instruction issue unit	
18	US 20020 01393 7 A	<input checked="" type="checkbox"/>	Basic block operations scheduling method for explicit parallel instruction computing architecture, involves scheduling fixed number of ready operations having lowest economy priority in subsequent time slots	
19	US 62860 94 B	<input checked="" type="checkbox"/>	Determination of dispatch slot in processing system involves allowing instructions to be directed to specific decode slots and follow dispatch constraints without examination of instruction	
20	US 61483 96 A	<input checked="" type="checkbox"/>	State information collection apparatus for computer system, samples selected state information stored in shift register and additional state information about executed instruction, simultaneously during sampling	
21	US 61120 19 A	<input checked="" type="checkbox"/>	Distributed instruction queue for superscaler microprocessor, reads all source operands from external storage unit when decoded instruction is issued, but the result value is not forwarded from functional unit	




FIG. 7A

	Docum ent ID	U	Title	Current OR
22	US 60353 89 A	<input checked="" type="checkbox"/>	Apparatus with clock giving pulses and electronic hardware having several rows and one or more ports for scheduling instructions with different latencies for computers and processors has each row recording separate latency vector	
23	US 59833 35 A	<input checked="" type="checkbox"/>	Multiple out-of-order instructions issuing and execution mechanism in superscalar machine e.g. IBM system	
24	US 59448 10 A	<input checked="" type="checkbox"/>	Execution results retiring device for superscalar processor	
25	US 59037 40 A	<input checked="" type="checkbox"/>	Retire instruction apparatus of superscalar microprocessor	
26	RD 42013 8 A	<input checked="" type="checkbox"/>	Greedy instructions scheduling and operand renaming for computer program execution - uses speculative execution and register renaming on single entry multiple blocks in linear time, based on resource availability vectors	
27	US 58706 14 A	<input checked="" type="checkbox"/>	Read crossbar simplification or elimination for very long instruction word processors - functional units are assigned to particular slots in the instruction issue register so the number of slots is less than number of units, and by associating a read port with each slot the read crossbar either simplified or eliminated	
28	US 57873 02 A	<input checked="" type="checkbox"/>	VLIW processor using compressed instructions with instruction issue register - byte aligns variable length instructions, branch targets are uncompressed with format bits showing how many issue slots are used in following instruction, NOPS not stored in memory, compresses individual operations based on features	
29	US 55749 35 A	<input checked="" type="checkbox"/>	Multi-port re-order buffer for superscalar processor - out-of-order dispatch logic dispatches instructions issued to execution units in superscalar execution cluster, re-order buffer stores entries, which includes source data, corresponding to instructions issued	
30	EP 72533 4 A	<input checked="" type="checkbox"/>	CPU in computer for executing parallel threads of instructions - executes sequence of instructions using single instruction control with single program counter and shared set of architecturally visible machine state to determine which threads of instructions can be executed in parallel	
31	US 54817 43 A	<input checked="" type="checkbox"/>	Minimal instruction set computer system with multiple instruction issuing - has memory with bidirectional data port and instruction buffer for storing multiple instructions to be executed in parallel by multiple processing units	
32	EP 63237 0 A	<input checked="" type="checkbox"/>	Pipelined data processing system - has three stages coupled in series, in which each stage can terminate operation while holding information, except for final stage which is unable to hold information over two time slots	
33	EP 56484 7 A	<input checked="" type="checkbox"/>	Massively parallel processor for image, multi-media and general purpose computing - has processing element unit processor array structure with single and dual processing elements, using finite difference method of solving differential equations	
34	EP 35293 5 A	<input checked="" type="checkbox"/>	Pipelined data processing system - has units interconnected by parameter files providing slots for allocation to instructions in pipeline until successfully completed	
35	DE 35407 53 A	<input type="checkbox"/>	Fast dynamic RAM for data processing - entire data in refresh register is saved in special register with its own column decoder	





FIG. 7B

	Docum ent ID	U	Title	Current OR
1	US 20040 03081 6 A1	<input type="checkbox"/>	DMA scheduling mechanism	710/52
2	US 20040 02807 1 A1	<input checked="" type="checkbox"/>	Apparatus and method for managing variable-sized data slots with timestamp counters within a TDMA frame	370/442
3	US 20040 00897 2 A1	<input checked="" type="checkbox"/>	Personal TV receiver (PTR) with program recommendation forwarding function	386/83
4	US 20040 00871 3 A1	<input checked="" type="checkbox"/>	System and method for packet transmission from fragmented buffer	370/428
5	US 20040 00672 9 A1	<input checked="" type="checkbox"/>	Hierarchical test methodology for multi-core chips	714/733
6	US 20030 20251 7 A1	<input checked="" type="checkbox"/>	Apparatus for controlling packet output	370/395 .4
7	US 20030 20053 9 A1	<input checked="" type="checkbox"/>	Function unit based finite state automata data structure, transitions and methods for making the same	717/161
8	US 20030 12871 2 A1	<input checked="" type="checkbox"/>	Packet communication apparatus and controlling method thereof	370/412
9	US 20030 12097 4 A1	<input checked="" type="checkbox"/>	Programable multi-port memory bist with compact microcode	714/31
10	US 20030 11281 7 A1	<input checked="" type="checkbox"/>	Methods and apparatus for differentiated services over a packet-based network	370/413
11	US 20030 08847 9 A1	<input checked="" type="checkbox"/>	Online scheduling system	705/26
12	US 20030 04632 6 A1	<input checked="" type="checkbox"/>	Method for creating a schedule, apparatus for creating a schedule, and computer-program for creating a schedule	718/102
13	US 20030 04376 1 A1	<input checked="" type="checkbox"/>	Channel structures and protocol for asset tracking satellite communications links	370/319
14	US 20030 00526 0 A1	<input checked="" type="checkbox"/>	Superscalar RISC instruction scheduling	712/23
15	US 20020 19158 3 A1	<input checked="" type="checkbox"/>	Slot cycle assignment within a communication system	370/345
16	US 20020 18433 0 A1	<input checked="" type="checkbox"/>	Shared memory multiprocessor expansion port for multi-node systems	709/213
17	US 20020 16795 5 A1	<input checked="" type="checkbox"/>	Packet transfer device and packet transfer method adaptive to a large number of input ports	370/411



	Docum ent ID	U	Title	Current OR
18	US 20020 13623 0 A1	<input checked="" type="checkbox"/>	Scheduler for a packet routing and switching system	370/416
19	US 20020 05942 6 A1	<input checked="" type="checkbox"/>	Technique for assigning schedule resources to multiple ports in correct proportions	709/226
20	US 20020 03936 8 A1	<input checked="" type="checkbox"/>	Method and apparatus for preventing undesirable packet download with pending read/write operations in data packet processing	370/412
21	US 20020 01992 7 A1	<input checked="" type="checkbox"/>	Apparatus for issuing an instruction to a suitable issue destination	712/214
22	US 20020 01393 7 A1	<input checked="" type="checkbox"/>	Register economy heuristic for a cycle driven multiple issue instruction scheduler	717/160
23	US 20010 04975 6 A1	<input checked="" type="checkbox"/>	Transport convergence sub-system with shared resources for multiport xDSL system	710/33
24	US 20010 02347 9 A1	<input checked="" type="checkbox"/>	Information processing unit, and exception processing method for specific application-purpose operation instruction	712/209
25	US 20010 02028 2 A1	<input checked="" type="checkbox"/>	External storage	714/9
26	US 66970 73 B1	<input checked="" type="checkbox"/>	Image processing system	345/501
27	US 66912 21 B2	<input checked="" type="checkbox"/>	Loading previously dispatched slots in multiple instruction dispatch buffer before dispatching remaining slots for parallel execution	712/215
28	US 66622 94 B1	<input checked="" type="checkbox"/>	Converting short branches to predicated instructions	712/226
29	US 66617 74 B1	<input checked="" type="checkbox"/>	System and method for traffic shaping packet-based signals	370/230 .1
30	US 66292 33 B1	<input checked="" type="checkbox"/>	Secondary reorder buffer microprocessor	712/218
31	US 66115 12 B1	<input checked="" type="checkbox"/>	Apparatus and method for scheduling correlation operations of a DS-CDMA shared correlator	370/342
32	US 65495 38 B1	<input checked="" type="checkbox"/>	Computer method and apparatus for managing network ports cluster-wide using a lookaside list	370/395 .52
33	US 65464 76 B1	<input checked="" type="checkbox"/>	Read/write timing for maximum utilization of bi-directional read/write bus	711/167
34	US 64902 48 B1	<input checked="" type="checkbox"/>	Packet transfer device and packet transfer method adaptive to a large number of input ports	370/229
35	US 64425 97 B1	<input checked="" type="checkbox"/>	Providing global coherence in SMP systems using response combination block coupled to address switch connecting node controllers to memory	709/214
36	US 64271 89 B1	<input checked="" type="checkbox"/>	Multiple issue algorithm with over subscription avoidance feature to get high bandwidth through cache pipeline	711/122
37	US 63598 91 B1	<input checked="" type="checkbox"/>	Asynchronous transfer mode cell processing system with scoreboard scheduling	370/398




FIG. 8A



	Docum ent ID	U	Title	Current OR
38	US 63518 02 B1	<input checked="" type="checkbox"/>	Method and apparatus for constructing a pre-scheduled instruction cache	712/215
39	US 63361 82 B1	<input checked="" type="checkbox"/>	System and method for utilizing a conditional split for aligning internal operation (IOPs) for dispatch	712/204
40	US 63361 56 B1	<input checked="" type="checkbox"/>	Increased speed initialization using dynamic slot allocation	710/45
41	US 62894 33 B1	<input checked="" type="checkbox"/>	Superscalar RISC instruction scheduling	712/23
42	US 62860 94 B1	<input checked="" type="checkbox"/>	Method and system for optimizing the fetching of dispatch groups in a superscalar processor	712/213
43	US 62725 42 B1	<input checked="" type="checkbox"/>	Method and apparatus for managing data pushed asynchronously to a pervasive computing client	709/224
44	US 62634 16 B1	<input checked="" type="checkbox"/>	Method for reducing number of register file ports in a wide instruction issue processor	712/23
45	US 61924 61 B1	<input checked="" type="checkbox"/>	Method and apparatus for facilitating multiple storage instruction completions in a superscalar processor during a single clock cycle	712/23
46	US 61890 89 B1	<input checked="" type="checkbox"/>	Apparatus and method for retiring instructions in excess of the number of accessible write ports	712/218
47	US 61700 01 B1	<input checked="" type="checkbox"/>	System for transferring format data from format register to memory wherein format data indicating the distribution of single or double precision data type in the register bank	708/495
48	US 61283 03 A	<input checked="" type="checkbox"/>	Asynchronous transfer mode cell processing system with scoreboard scheduling	370/398
49	US 61227 22 A	<input checked="" type="checkbox"/>	VLIW processor with less instruction issue slots than functional units	712/24
50	US 60887 88 A	<input checked="" type="checkbox"/>	Background completion of instruction and associated fetch request in a multithread processor	712/205
51	US 60887 74 A	<input checked="" type="checkbox"/>	Read/write timing for maximum utilization of bidirectional read/write bus	711/167
52	US 60887 72 A	<input checked="" type="checkbox"/>	Method and apparatus for improving system performance when reordering commands	711/158
53	US 60761 46 A	<input checked="" type="checkbox"/>	Cache holding register for delayed update of a cache line into an instruction cache	711/125
54	US 60651 10 A	<input checked="" type="checkbox"/>	Method and apparatus for loading an instruction buffer of a processor capable of out-of-order instruction issue	712/217
55	US 60527 95 A	<input checked="" type="checkbox"/>	Recovery method and system for continued I/O processing upon a controller failure	714/3
56	US 60527 51 A	<input checked="" type="checkbox"/>	Method and apparatus for changing the number of access slots into a memory	710/107
57	US 60444 51 A	<input checked="" type="checkbox"/>	VLIW processor with write control unit for allowing less write buses than functional units	712/24
58	US 60383 96 A	<input checked="" type="checkbox"/>	Compiling apparatus and method for a VLIW system computer and a recording medium for storing compile execution programs	717/161
59	US 60353 89 A	<input checked="" type="checkbox"/>	Scheduling instructions with different latencies	712/216
60	US 60028 80 A	<input checked="" type="checkbox"/>	VLIW processor with less instruction issue slots than functional units	712/24





FIG. 8B

	Docum ent ID	U	Title	Current OR
61	US 59833 21 A	<input checked="" type="checkbox"/>	Cache holding register for receiving instruction packets and for providing the instruction packets to a predecode unit and instruction cache	711/125
62	US 59827 83 A	<input checked="" type="checkbox"/>	Switch distribution via an intermediary switching network	370/395 .6
63	US 59789 02 A	<input checked="" type="checkbox"/>	Debug interface including operating system access of a serial/parallel debug port	712/227
64	US 59745 37 A	<input checked="" type="checkbox"/>	Guard bits in a VLIW instruction control routing of operations to functional units allowing two issue slots to specify the same functional unit	712/215
65	US 59745 26 A	<input checked="" type="checkbox"/>	Superscalar RISC instruction scheduling	712/23
66	US 59563 21 A	<input checked="" type="checkbox"/>	Stream scheduling system for real time stream server	370/230
67	US 59037 40 A	<input checked="" type="checkbox"/>	Apparatus and method for retiring instructions in excess of the number of accessible write ports	712/217
68	US 58871 74 A	<input checked="" type="checkbox"/>	System, method, and program product for instruction scheduling in the presence of hardware lookahead accomplished by the rescheduling of idle slots	717/161
69	US 58839 01 A	<input checked="" type="checkbox"/>	Communications system including synchronization information for timing upstream transmission of data and ability to vary slot duration	370/508
70	US 58782 67 A	<input checked="" type="checkbox"/>	Compressed instruction format for use in a VLIW processor and processor for processing such instructions	712/24
71	US 58705 77 A	<input checked="" type="checkbox"/>	System and method for dispatching two instructions to the same execution unit in a single cycle	712/215
72	US 58623 99 A	<input checked="" type="checkbox"/>	Write control unit	712/24
73	US 58527 41 A	<input checked="" type="checkbox"/>	VLIW processor which processes compressed instruction format	712/24
74	US 58420 36 A	<input checked="" type="checkbox"/>	Circuit and method for scheduling instructions by predicting future availability of resources required for execution	712/23
75	US 58260 54 A	<input checked="" type="checkbox"/>	Compressed Instruction format for use in a VLIW processor	712/213
76	US 58128 11 A	<input checked="" type="checkbox"/>	Executing speculative parallel instructions threads with forking and inter-thread communication	712/216
77	US 58095 50 A	<input checked="" type="checkbox"/>	Method and apparatus for pushing a cacheable memory access operation onto a bus controller queue while determining if the cacheable memory access operation hits a cache	711/167
78	US 58093 25 A	<input checked="" type="checkbox"/>	Circuit and method for scheduling instructions by predicting future availability of resources required for execution	712/32
79	US 57991 63 A	<input checked="" type="checkbox"/>	Opportunistic operand forwarding to minimize register file read ports	712/205
80	US 57969 30 A	<input checked="" type="checkbox"/>	System architecture for processing and transporting page-map or bit-map data to a raster print engine	358/1.1 7
81	US 57908 17 A	<input checked="" type="checkbox"/>	Configurable digital wireless and wired communications system architecture for implementing baseband functionality	710/311
82	US 57874 83 A	<input checked="" type="checkbox"/>	High-speed data communications modem	711/158
83	US 57873 02 A	<input checked="" type="checkbox"/>	Software for producing instructions in a compressed format for a VLIW processor	712/24



	Docum ent ID	U	Title	Current OR
84	US 57845 97 A	<input checked="" type="checkbox"/>	Communications network system including acknowledgement indicating successful receipt of request for reserved communication slots and start time for said reserved communication slots	713/401
85	US 57779 28 A	<input checked="" type="checkbox"/>	Multi-port register	365/189 .05
86	US 57614 75 A	<input checked="" type="checkbox"/>	Computer processor having a register file with reduced read and/or write port bandwidth	712/218
87	US 57581 17 A	<input checked="" type="checkbox"/>	Method and system for efficiently utilizing rename buffers to reduce dispatch unit stalls in a superscalar processor	712/217
88	US 57486 31 A	<input checked="" type="checkbox"/>	Asynchronous transfer mode cell processing system with multiple cell source multiplexing	370/398
89	US 57376 24 A	<input checked="" type="checkbox"/>	Superscalar risc instruction scheduling	712/23
90	US 57217 22 A	<input checked="" type="checkbox"/>	FA controller and data processing method therefor	700/2
91	US 57109 41 A	<input checked="" type="checkbox"/>	System for substituting protected mode hard disk driver for real mode driver by trapping test transfers to verify matching geometric translation	710/14
92	US 56945 64 A	<input checked="" type="checkbox"/>	Data processing system a method for performing register renaming having back-up capability	712/216
93	US 56896 74 A	<input checked="" type="checkbox"/>	Method and apparatus for binding instructions to dispatch ports of a reservation station	712/217
94	US 56804 02 A	<input checked="" type="checkbox"/>	Priority broadcast and multi-cast for unbuffered multi-stage networks	370/498
95	US 56734 27 A	<input checked="" type="checkbox"/>	Packing valid micro operations received from a parallel decoder into adjacent locations of an output queue	712/245
96	US 56300 96 A	<input checked="" type="checkbox"/>	Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order	711/154
97	US 56195 02 A	<input checked="" type="checkbox"/>	Static and dynamic scheduling in an asynchronous transfer mode communication network	370/397
98	US 56153 31 A	<input checked="" type="checkbox"/>	System and method for debugging a computing system	714/9
99	US 55881 26 A	<input checked="" type="checkbox"/>	Methods and apparatus for forwarding buffered store data on an out-of-order execution computer system	712/200
100	US 55817 09 A	<input checked="" type="checkbox"/>	Multiple computer system using I/O port adaptor to selectively route transaction packets to host or shared I/O device	710/38
101	US 55794 73 A	<input checked="" type="checkbox"/>	Interface controller for frame buffer random access memory devices	345/557
102	US 55749 35 A	<input checked="" type="checkbox"/>	Superscalar processor with a multi-port reorder buffer	712/23
103	US 55554 32 A	<input checked="" type="checkbox"/>	Circuit and method for scheduling instructions by predicting future availability of resources required for execution	712/23
104	US 55465 93 A	<input checked="" type="checkbox"/>	Multistream instruction processor able to reduce interlocks by having a wait state for an instruction stream	712/228
105	US 55328 44 A	<input checked="" type="checkbox"/>	Image data transferring system and method	358/468




FIG. 8D

	Docum ent ID	U	Title	Current OR
106	US 55285 84 A	<input checked="" type="checkbox"/>	High performance path allocation system and method with fairness insurance mechanism for a fiber optic switch	370/254
107	US 55242 50 A	<input checked="" type="checkbox"/>	Central processing unit for processing a plurality of threads using dedicated general purpose registers and masque register for providing access to the registers	712/228
108	US 55175 55 A	<input checked="" type="checkbox"/>	Real time information system for cellular telephones	455/408
109	US 54974 99 A	<input checked="" type="checkbox"/>	Superscalar risc instruction scheduling	712/217
110	US 54887 28 A	<input checked="" type="checkbox"/>	Microprocessor having a run/stop pin for accessing an idle mode	710/200
111	US 54614 07 A	<input checked="" type="checkbox"/>	Marking method and apparatus using gas entrained abrasive particles	347/82
112	US 54487 02 A	<input checked="" type="checkbox"/>	Adapters with descriptor queue management capability	710/100
113	US 54423 05 A	<input checked="" type="checkbox"/>	Active bus termination device	326/30
114	US 54209 87 A	<input checked="" type="checkbox"/>	Method and apparatus for configuring a selected adapter unit on a common bus in the presence of other adapter units	710/10
115	US 53865 62 A	<input checked="" type="checkbox"/>	Circular scheduling method and apparatus for executing computer programs by moving independent instructions out of a loop	717/160
116	US 53575 19 A	<input checked="" type="checkbox"/>	Diagnostic system	714/25
117	US 52895 31 A	<input checked="" type="checkbox"/>	Remote scheduling of appointments with interactivity using a caller's unit	379/93. 23
118	US H0012 91 H	<input checked="" type="checkbox"/>	Microprocessor in which multiple instructions are executed in one clock cycle by providing separate machine bus access to a register file for different types of instructions	712/23
119	US 52766 82 A	<input checked="" type="checkbox"/>	Medium access technique for LAN systems	370/443
120	US 52476 71 A	<input checked="" type="checkbox"/>	Scalable schedules for serial communications controller in data processing systems	718/103
121	US 52375 72 A	<input checked="" type="checkbox"/>	Active remote module for the attachment of user equipments to a communication processing unit	370/463
122	US 51857 37 A	<input checked="" type="checkbox"/>	Method and apparatus for cyclic reservation multiple access in a communications system	370/449
123	US 51738 98 A	<input checked="" type="checkbox"/>	Multiple-access control for a communication system with order pad passing	370/440
124	US 51465 89 A	<input checked="" type="checkbox"/>	Refresh control for dynamic memory in multiple processor system	714/3
125	US 51174 90 A	<input checked="" type="checkbox"/>	Pipelined data processor with parameter files for passing parameters between pipeline units	712/218
126	US 50938 13 A	<input checked="" type="checkbox"/>	Multiple mode electronic scheduler	368/10
127	US 48932 34 A	<input checked="" type="checkbox"/>	Multi-processor including data flow accelerator module	712/27
128	US 47274 75 A	<input checked="" type="checkbox"/>	Self-configuring modular computer system with automatic address initialization	710/104




FIG. 8E



	Docum ent ID	U	Title	Current OR
129	US 46985 67 A	<input checked="" type="checkbox"/>	Ribbon deck motor control	318/480
130	US 46882 12 A	<input checked="" type="checkbox"/>	Centralized image responsive telephone time slot interchange system	370/360
131	US 46513 17 A	<input checked="" type="checkbox"/>	Time division multiplex data transmission system	370/216
132	US 45970 75 A	<input checked="" type="checkbox"/>	Modular switching network for telecommunication system	370/366
133	US 43874 27 A	<input checked="" type="checkbox"/>	Hardware scheduler/dispatcher for data processing system	718/102
134	US 43487 43 A	<input checked="" type="checkbox"/>	Single chip MOS/LSI microcomputer with binary timer	713/502
135	US 43251 20 A	<input checked="" type="checkbox"/>	Data processing system	711/202
136	US 42531 46 A	<input checked="" type="checkbox"/>	Module for coupling computer-processors	709/226
137	US 42052 03 A	<input checked="" type="checkbox"/>	Methods and apparatus for digitally signaling sounds and tones in a PCM multiplex system	370/525
138	US 40876 43 A	<input type="checkbox"/>	Time division multiplexed PABX communication switching system	370/212




FIG. 9

	L #	Hits	Search Text	DBs
1	L1	7711	(operation instruction command) near30 ((issu\$3 dispatch\$3 schedul\$3 register) near30 (port slot))	USPAT; US-PGPUB
2	L2	368	(replac\$3 substitut\$3 modifi\$5 alter\$3 chang\$3) near20 1	USPAT; US-PGPUB
3	L3	608	(long compound) adj2 instruction and 1	USPAT; US-PGPUB
4	L4	154275	(issu\$3 dispatch\$3 schedul\$3 (port slot)).ab,ti.	USPAT; US-PGPUB
5	L6	154	2 and 4	USPAT; US-PGPUB
6	L8	969	(operation instruction command) near30 ((issu\$3 dispatch\$3 schedul\$3 register) near30 (port slot))	EPO; JPO; DERWENT; IBM_TDB
7	L11	19	(long compound) adj2 instruction and 8	EPO; JPO; DERWENT; IBM_TDB
8	L9	29	(replac\$3 substitut\$3 modifi\$5 alter\$3 chang\$3) near20 8	EPO; JPO; DERWENT; IBM_TDB
9	L5	199	3 and 4	USPAT; US-PGPUB
10	L7	214	2 not 6	USPAT; US-PGPUB

interrupt from a program counter 21 of an instruction fetch section 20 and writes the instruction address 73 in a return address register 52 of a register section 50. A start address 66 of the interrupt handler for determining the condition of the conditional instruction is supplied to the instruction fetch section 40 and set in the program counter 21. The interrupt control section 40 also writes the processor state before the interrupt in a previous state register 53 and writes, in a present state register 54, the processor state that has transited in accordance with the interrupt. Thus, the processor transits from the user state to the supervisor state.

The processor that has transited to the supervisor state executes processing of the interrupt handler sequentially from the start address 66 of the interrupt handler, which is set in the program counter 21.

FIG. 47 is a flow chart showing the processing procedure of the interrupt handler according to the 18th embodiment.

In the 18th embodiment, interrupt control based on determination of the condition of a conditional instruction, which is done by the hardware mechanism in the scalar processor of the 10th embodiment, is performed by the function of software shown in the flow chart of FIG. 47.

Referring to FIG. 47, the context is saved in step S1. More specifically, the value of the register section 50 used by the interrupt handler is written in the memory 10. In step S2, an entry corresponding to a break-interrupt table of an

instruction execution section 30 shown in FIG. 3. More specifically, a breakpoint table as shown in FIG. 48 is set and held in the instruction execution section 30 in advance. Referring to FIG. 48, a column "VALID" represents whether the breakpoint operation is valid. The value "1" means a breakpoint operation valid state while the value "0" means a breakpoint operation invalid state. A column "ADDRESS" holds the target address of a breakpoint at which execution is to be stopped.

In step S2, an entry where one of instruction addresses stored in the address registers 24 of the breakpoint registers 24<sub>0</sub> to 24<sub>n</sub> shown in FIG. 3 or an instruction address as the factor of the break-interrupt is present is obtained from the breakpoint table shown in FIG. 48.

In step S3, it is determined whether an entry corresponding to the break-interrupt generation address is found in the breakpoint table. If NO in step S3, it is determined that the instruction break is invalid. The flow advances to step S4 to execute error processing for the invalid instruction break. If YES in step S3, the flow advances to step S5.

In step S5, whether the breakpoint target instruction word (instruction word as the factor of the interrupt notification signal 67) is a conditional instruction. In step S6, it is determined whether the breakpoint target instruction word is a conditional instruction. If the instruction word is not a conditional instruction, the flow jumps to step S10 without performing processing for the instruction break.

If the breakpoint target instruction word is a conditional instruction, the flow advances to step S7. In step S7, it is determined by referring to the condition register 51 whether the condition of the breakpoint target instruction word as a conditional instruction is satisfied. In step S8, it is determined whether the condition of the conditional instruction is satisfied. If the condition is not satisfied, the flow jumps to step S10 without performing processing for the instruction break.

If the condition of the conditional instruction is satisfied, the flow advances to step S9 to execute processing for the

Thus, like in the 10th embodiment, in debugging a program including a conditional instruction, a break-interrupt can be controlled in accordance with whether the condition of the conditional instruction is satisfied. More specifically, in a situation where the instruction break generation condition is satisfied, when the condition of the conditional instruction is satisfied, a break-interrupt occurs. When the condition of the conditional instruction is not satisfied, or the supplied instruction is an unconditional instruction, a break-interrupt can be inhibited.

In the 18th embodiment, processing corresponding to the scalar processor described in the 10th embodiment is implemented by the function of software. Processing corresponding to the VLIW type processor described in the 11th and 12th embodiments or the parallel processor described in the 13th and 14th embodiments can also be implemented by the function of software.

For example, to implement determination of the condition of a conditional instruction by the function of software,

	Docum ent ID	U	Title	Current OR
1	JP 11282 679 A	<input type="checkbox"/>	ARITHMETIC PROCESSOR	
2	JP 09091 118 A	<input checked="" type="checkbox"/>	FLOATING POINT ARITHMETIC UNIT	
3	WO 99342 82 A1	<input checked="" type="checkbox"/>	IMPROVED INSTRUCTION DISPATCH MECHANISM FOR A GUARDED VLIW ARCHITECTURE	
4	EP 60592 7 A1	<input checked="" type="checkbox"/>	Improved very long instruction word processor architecture.	
5	NN910 282	<input checked="" type="checkbox"/>	Computer Microcode Control With First Cycle Hardwired.	
6	US 66683 16 B	<input checked="" type="checkbox"/>	Data processing device for very long instruction word architecture, includes output selector which selectively outputs integer and floating point results from integer and floating point computation units to write port of register file	
7	US 66292 32 B	<input checked="" type="checkbox"/>	Electronic data processing system e.g. for very long instruction word processor, connects read, local write and remote write ports of register file copies to respective clusters of execution units	
8	US 64461 90 B	<input checked="" type="checkbox"/>	Indirect very long instruction word data processor addresses registers using fields of instruction word corresponding to particular execution unit and contents of register file index registers	
9	US 63973 24 B	<input checked="" type="checkbox"/>	Very long instruction word processor, has load and store units which share store read port of computer register file, for performing data-dependent load address and store address generation operations, respectively	
10	US 64153 76 B	<input checked="" type="checkbox"/>	Issue grouping of instructions in very long instruction word processors into three groups using chaining bits to chain instructions appearing after end of last group	
11	US 62694 37 B	<input checked="" type="checkbox"/>	Port pressure reduction of clustered processor, involves copying value from register and predicate file portion of cluster to respective file portion of another cluster by duplicator using inter-cluster move instruction	
12	WO 20007 9395 A	<input checked="" type="checkbox"/>	Port priority function provider in word processor, resolves write priority conflict between instruction on single word basis to enable operation to complete on single word portion of register of double word width	
13	US 61638 37 A	<input checked="" type="checkbox"/>	Writing of instruction results produced by two different instruction execution circuits to result destinations using separate write ports for the two circuits	
14	US 61548 28 A	<input checked="" type="checkbox"/>	Parallel processing computer system has multiple processors to simultaneously execute operational instructions in instruction register based on state of cycle bit associated with operational instruction	
15	WO 20005 4144 A	<input checked="" type="checkbox"/>	Register file indexing apparatus for very long instruction word processor, has controller associated with indexed part look ahead register allowing register to be addressed using fields of instruction word	
16	US 60761 54 A	<input checked="" type="checkbox"/>	Very large instruction word processor	
17	US 58706 14 A	<input checked="" type="checkbox"/>	Read crossbar simplification or elimination for very long instruction word processors - functional units are assigned to particular slots in the instruction issue register so the number of slots is less than number of units, and by associating a read port with each slot the read crossbar either simplified or eliminated	
18	US 57873 02 A	<input checked="" type="checkbox"/>	VLIW processor using compressed instructions with instruction issue register - byte aligns variable length instructions, branch targets are uncompressed with format bits showing how many issue slots are used in following instruction, NOPS not stored in memory, compresses individual operations based on features	

that the instruction break generation condition is not satisfied. The determination sections 25<sub>0</sub> to 25<sub>n</sub> supply determination signals representing the determination results to the OR circuit 26.

The OR circuit 26 performs OR operation to the determination signals supplied from all the determination sections 25<sub>0</sub> to 25<sub>n</sub>. When the instruction break generation condition is satisfied for at least one determination section, the OR circuit 26 detects a break-interrupt by an instruction

breakpoint and notifies the interrupt control section 40 of the break-interrupt using an interrupt notification signal 67. The instruction execution section 30 executes processing such as calculation, branch, data load/store, or return from the interrupt state in accordance with the instruction of the instruction word 63 supplied from the instruction fetch section 20. For example, if the supplied instruction is a calculation instruction, the instruction execution section 30 executes calculation on the basis of a data value 69 read out from a general-purpose register (GR) 55 in the register section 50, which is designated by a register address 68, and writes a data value 70 obtained by this calculation in the general-purpose register 55 designated by the register address 68.

If the supplied instruction is a branch instruction, and the branch condition is satisfied, the instruction execution section 30 supplies the instruction address 64 of the branch destination to the instruction fetch section 120. If the supplied instruction is a load instruction, the instruction execution section 30 obtains the effective address on the memory 10 from the data value 69 read out from the general-purpose register 55 designated by the register address 68, reads out data 71 from an area of the memory 10, which corresponds to the effective address, and writes the read-out data in the general-purpose register 55 designated by the register address 68.

When the supplied instruction is a store instruction, the instruction execution section 30 obtains the effective address on the memory 10 from the data value 69 read out from the general-purpose register 55 designated by the register address 68, and writes the data value 69 read out from the address 68 in an area of the memory 10, which corresponds to the effective address. When an interrupt occurs in this user state, the processor returns to the user state.

When the supplied instruction is an instruction for return from the interrupt state, the instruction execution section 30 executes the return operation from the interrupt state. More specifically, on the basis of operation information before the interrupt, which is held in each register of the register section 50, processing of restoring the operation information before the interrupt is executed.

In this case, the value of a previous state register (EPCR) 53 is written in a present state register (PSR) 54, and the value of a return address register (RPSR) 53 is written in a present state register (PSR) 54, and the value of a previous state register (EPCR) 53 is read out, and the read-out return address is supplied to the instruction fetch section 20 as the branch destination address 65.

When an interrupt due to an error such as division by zero or data overflow is detected in executing a calculation instruction by the instruction execution section 30, the instruction execution section 30 notifies the interrupt control section 40 of the interrupt using an interrupt notification signal 74. The interrupt due to an error is called a normal interrupt and discriminated from a break-interrupt by an instruction break or software break.

When receiving the interrupt notification signal 67 for a break-interrupt from the instruction fetch section 20, or the interrupt notification signal 74 for a normal interrupt from the instruction execution section 30, the interrupt control section 40 of the instruction fetch section 20 notifies the interrupt control section 30 of the interrupt. The interrupt control section 30 notifies the instruction execution section 30 of the interrupt using an interrupt notification signal 74. The interrupt due to an error is called a normal interrupt and discriminated from a break-interrupt by an instruction break or software break.

the instruction execution section 30, the interrupt control section 40 controls the instruction fetch operation to the register section 50 to execute the shift operation to the interrupt state.

More specifically, when receiving the interrupt notification signal 67 or 74, the interrupt control section 40 reads out an instruction address 73 at the time of interrupt from the program counter 21 of the instruction fetch section 20 and writes the instruction address 73 in the return address register 52 of the register section 50. The start address 66 of the interrupt handler corresponding to the interrupt that has occurred is supplied to the instruction fetch section 20 and set in the program counter 21. The interrupt control section 40 also writes the processor state before the interrupt in the previous state register 53 and writes, in the present state register 54, the processor state that has transitioned in accordance with the interrupt.

The register section 50 has a condition register 51 in addition to the above-described return address register 52, a previous state register 53, present state register 54, and a general-purpose register 55. This condition register 51 holds a condition code that is referred to when the instruction execution section 30 executes a conditional instruction, which is supplied from the instruction fetch section 20. A determined first whether a designated condition is satisfied, and only when the condition is satisfied, designated processing such as data transfer or calculation is executed. The return address register 52 holds the original instruction address (the value 73 of the program counter 21 at the time of interrupt) to which the processor will return from the interrupt state. The previous state register 53 holds the processor state (normal user state without any interrupt or supervisor state) that has transitioned in accordance with the interrupt before the interrupt. The present state register 54 holds the present processor state.

The state transition of the processor will be briefly described. When the processor is processing a normal application program, the processor state is the user state. When an interrupt occurs in this user state, the processor transitions to the supervisor state. When an interrupt return instruction is executed in this supervisor state, the processor returns to the user state.

On the other hand, if another interrupt occurs before the interrupt return instruction is executed in the supervisor state, the processor transitions from the current supervisor state to the next supervisor state. When the interrupt return instruction is executed in this new supervisor state, the processor returns to the previous supervisor state.

The operation of the processor shown in FIG. 3 will be described next. When the processor is in the user state, the instruction fetch section 20 reads out the instruction word 62 from the memory 10 on the basis of the instruction address 61 indicated by the program counter 21, and writes/holds the read-out instruction word in the instruction register 22. The instruction fetch section 20 also supplies the instruction word 63 held in the instruction register 22 to the instruction execution section 30.

The instruction execution section 30 decodes the instruction word 63 supplied from the instruction fetch section 20 and executes processing of the supplied instruction in accordance with the decoding result. If no break-interrupt or normal interrupt occurs in this user state, the processor repeats the above operation.

However, when the instruction fetch section 20 detects a break-interrupt, the instruction fetch section 20 notifies the

	Document ID	U	Title	Current OR
19	EP 60592 7 A	<input type="checkbox"/>	Very long word processor architecture - distributes instructions to selected functional units which access register file via switching matrices that reduce number of parallel ports	

To cancel execution of the break-interrupt by an instruction break, for an entry of interest in the entries #0 to #n corresponding to the breakpoint registers 24<sub>0</sub> to 24<sub>n</sub> in the instruction break detection section 23, the value "0" representing the flag register 24b.

FIG. 4 is a block diagram showing a conventional configuration for implementing the software break scheme by a breakpoint instruction. In FIG. 4, the same reference numerals as in FIG. 3 denote the same functional parts as in FIG. 3, respectively, and a

Referring to FIG. 4, when detecting a normal interrupt due to an instruction address conversion error or the like, an instruction fetch section 20 notifies an interrupt control section 40 of the normal interrupt using an interrupt notify-

When a breakpoint instruction is supplied in executing an instruction supplied from the instruction fetch section 20 by an instruction execution section 30, the instruction execution section 30 notifies the interrupt control section 40 of the

FIG. 5 is a representation showing the construction of a breakpoint table held by the instruction execution section 30 in the software break scheme.

Returning to FIG. 5, a column "VALID" represents whether the breakpoint operation is valid. A value "1" means a breakpoint operation valid state while a value "0" means a breakpoint operation invalid state.

breakpoint at which execution is to be stopped. A column "INSTRUCTION" holds a breakpoint target instruction word. The breakpoint target instruction word is replaced with a breakpoint instruction for generating a breakpoint interrupt. For this reason, in cancelling the breakpoint

operation, restoration is done using the data of the breakpoint in target instruction word held in the column "INSTRUCTION".

breakpoint table shown in FIG. 5, an instruction address representing a breakpoint is written in the column "ADDRESS", a breakpoint target instruction word is written in the column "INSTRUCTION", and the value "1" representing the breakpoint operation valid state is written in the column "OPERATION".

Contrastingly, to cancel execution of the break-interrupt generating a break-interrupt.

point in instruction. In addition, for the entry of interest, the

Recent processors are required to make the branch instruction use frequency low in order to improve the processing performance. For this purpose, techniques

including a conditional instruction or predicated execution have been proposed ("HPL PlayDoh Architecture Specification ver. 1.0," "VinoD Kahaaili EIC HPL 93-80 February 1994," "Incorporating Guarded Execution into Existing Instruction Set" D. N. Pucemalikalos PDF Paper Wisconsin

65 Univ. 1996, and "The Benefit of Predicated Execution for  
Software Pipelining" N. J. Warter et al. III CSS-26 Conference  
Proceedings January 1993 Vol. 1, pp. 497-606).

interrupt control section 40 of the break-interrupt using the interrupt notification signal 67. When the instruction execution section 30 notices the interrupt control section 40 of the normal interrupt using the interrupt notification signal 74.

When receiving the interrupt notification from the instruction fetch section 20 or instruction execution section 30, the interrupt control section 40 controls the instruction fetch section 20 and register section 50 to perform processing as follows.

First, the interrupt control section 40 reads out the currently indicated instruction address 73 from the program counter 21 and writes the read-out instruction address 73 in the return address register 52.

processor state (user state) before the interrupt from the present state register 54, writes the read-out processor state in the previous state register 53 and, also writes, in the present state register 54, the processor state that has transited in accordance with the interrupt. Thus, the processor transits from

section 40 also supplies the start address 66 of the interrupt handler corresponding to the interrupt to the instruction fetch section 20 and sets the address value in the program counter 21.

The processor which has transferred to the supervisor state reads out the instruction word 62 of the interrupt handler to the instruction fetch section 20 in accordance with the start address 66 of the interrupt handler, which is set in the program counter 21, temporarily holds the read-out instruction

non word in the instruction register 22, and then supplies the instruction word 101 or 102 to the instruction execution section 30. The instruction execution section 30 decodes the supplied instruction word 63 and executes processing in accordance with the decoding result. At this time, the instruction execution

tion section 30 repeats the operation of executing the instruction word 63 sequentially supplied toward the end of the interrupt handler. When processing of the interrupt handler corresponding to the interrupt is ended, the processor executes the interrupt return instruction.

When receiving the interrupt return instruction, the instruction execution section 30 reads out the value of the previous state register 53 and writes the value in the present state register 54. Thus, the processor transits from the supervisor state to the user state. The instruction execution

section 30 also reads out the original instruction address to which the processor will return from the interrupt state from the return address register 52, supplies the instruction address to the instruction fetch section 20 as the branch destination address 65 and sets the instruction address 30 to the instruction address 65.

On the basis of the original instruction address 61 set in the program counter 21, the instruction fetch section 20 reads out the instruction word 62 for the normal operation

from word and immediately, temporarily holds the instruction word in the instruction register 22, and then supplies the instruction word to the instruction execution section 30. The instruction execution section 30 executes processing of the remaining part of the application program corresponding to

The normal operation. To set execution of a break-interrupt by an instruction break, for an entry of interest in entries #0 to #n corresponding to the breakpoint registers 24<sub>0</sub> to 24<sub>n</sub> in the instruction break detection section 23, the target address of a breakpoint

is written in the address register 24a, and the value "1" representing the instruction break operation valid state is written in the flag register 24b.



	Docum ent ID	U	Title	Current OR
1	JP 20031 34000 A	<input type="checkbox"/>	DATA TRANSCEIVING EQUIPMENT AND COMMUNICATION APPARATUS	
2	JP 20030 37572 A	<input checked="" type="checkbox"/>	SCHEDULING SYSTEM	
3	JP 20020 99930 A	<input checked="" type="checkbox"/>	SEAT RESERVATION TICKET ISSUING MACHINE AND TICKET-ISSUING MACHINE	
4	JP 20010 53829 A	<input checked="" type="checkbox"/>	DEVICE AND METHOD FOR CONTROLLING COMMUNICATION	
5	JP 20001 49090 A	<input checked="" type="checkbox"/>	AUTOMATIC CHANGE DISPENSER	
6	JP 11268 376 A	<input checked="" type="checkbox"/>	PORTABLE PRINTER	
7	JP 08292 824 A	<input checked="" type="checkbox"/>	CIRCUIT AND METHOD FOR COMPUTER RESET CONTROL	
8	JP 08221 334 A	<input checked="" type="checkbox"/>	DEVICE AND METHOD FOR SETTING DEVICE ADDRESS	
9	JP 08171 669 A	<input checked="" type="checkbox"/>	CHANGE CERTIFICATION TICKET ISSUING DEVICE	
10	JP 06202 896 A	<input checked="" type="checkbox"/>	SYSTEM STORAGE DEVICE	
11	JP 05266 280 A	<input checked="" type="checkbox"/>	TICKET ISSUING MACHINE PROVIDED WITH REPAYMENT FUNCTION	
12	JP 05225 361 A	<input checked="" type="checkbox"/>	REGISTER REWRITING SYSTEM	
13	JP 05143 198 A	<input checked="" type="checkbox"/>	INFORMATION PROCESSOR	
14	JP 05016 746 A	<input checked="" type="checkbox"/>	COMMUNICATION DEVICE FOR MOBILE BODY	
15	JP 03189 845 A	<input checked="" type="checkbox"/>	HIERARCHICAL MEMORY SYSTEM AND CACHE MEMORY SUBSYSTEM	
16	JP 01204 150 A	<input checked="" type="checkbox"/>	INFORMATION PROCESSOR	
17	JP 60163 139 A	<input checked="" type="checkbox"/>	MICROCOMPUTER	
18	JP 57203 156 A	<input checked="" type="checkbox"/>	COMPUTER FOR CONTROL	
19	JP 57116 410 A	<input checked="" type="checkbox"/>	KARMAN TYPE EQUALIZER	
20	WO 99611 99 A1	<input checked="" type="checkbox"/>	METHOD AND APPARATUS FOR CHANGING OPERATING MODULES ON A COORDINATE POSITIONING MACHINE	
21	GB 22666 06 A	<input checked="" type="checkbox"/>	A microprocessor with an external command mode for diagnosis and debugging	

dedicated to the break-interrupt. Thus, the operation infor-  
mation before a normal interrupt, which is required for  
returning from the normal interrupt state is not overwritten  
by the operation information saved at the time of break-  
interrupt. Hence, a break-interrupt can occur even within an  
interrupt inhibition period by a normal interrupt.

More specifically, according to the present invention, the  
processor operation information at the time of break-  
interrupt can be held even within interrupt inhibition periods  
immediately after the normal interrupt operation and imme-  
diately before interrupt return, so a break-interrupt can occur  
even within the interrupt inhibition period. Hence, when an  
interrupt handler is generated as part of an application, the  
interrupt handler can be completely debugged.

For example, only an instruction address is held as the  
processor operation information before a break-interrupt,  
which is to be held when a break-interrupt occurs, the return  
operation from the break-interrupt state can be executed  
with minimum necessary operation information.

Additionally, according to the present invention, in return-  
ing from an interrupt state, it can be specified whether the  
operation is a return operation from a break-interrupt state or  
normal interrupt state by referring to a flag representing  
normal interrupt state by referring to a flag representing  
whether the break-interrupt state is set. For this reason, even  
for a break-interrupt that has occurred within the interrupt  
inhibition period by a normal interrupt, the processor opera-  
tion information before the break-interrupt can be accurately  
restored, and a break-interrupt can occur even within the  
interrupt inhibition period by the normal interrupt.

According to another characteristic feature of the present  
invention, in returning from the interrupt state, it can be  
specified in accordance with the contents of an interrupt  
return instruction whether the operation is a return operation  
from a break-interrupt state or normal interrupt state. For  
this reason, even for a break-interrupt that has occurred in  
the normal interrupt state, the processor operation informa-  
tion before the break-interrupt can be accurately restored  
without preparing the flag representing whether the break-  
interrupt state is set. Hence, a break-interrupt can be gen-  
erated using a small hardware resource.

In order to achieve the second object, according to the  
present invention, there is provided an interrupt control  
apparatus applied to a data processing system having a  
function of executing a conditional instruction, comprising  
a break detection section for detecting a breakpoint set at an  
arbitrary position of an instruction sequence, a condition  
determination section for determining whether or not a  
condition of the conditional instruction is satisfied, and a  
control section for controlling a break-interrupt on the basis  
of a breakpoint detection result from the break detection  
section and a determination result from the condition deter-  
mination section.

More specifically, the apparatus comprises an instruction  
break detection section for detecting an instruction break in  
accordance with whether or not an instruction corresponding  
to an instruction address representing a breakpoint, which is  
set in a register, is read out, and outputting a detection signal  
representing a detection result, a condition determination  
section for determining whether or not a condition of the  
determination signal representing a conditional instruction is  
satisfied and outputting a detection signal output from the  
detection signal output from the instruction break detec-  
tion section and the determination signal output from the  
condition determination section and sending a break-  
interrupt notification in accordance with an AND operation  
result.

	Docum ent ID	U	Title	Current OR
22	US 66091 65 B	<input checked="" type="checkbox"/>	Extended link service command transmitting apparatus used in computing environment, has primary port that receives notification regarding change in link service command from secondary port of fiber link having no fabric controller	
23	US 62726 24 B	<input checked="" type="checkbox"/>	Branch outcome prediction system includes register providing pattern of program control flow, that is modified based on summary of control flow activity of group of instructions fetched in given slot	
24	JP 08313 167 A	<input checked="" type="checkbox"/>	Integrated system of gas treatment with reusable inert gas - is connected to gas take-over port of hot static water pressuriser, providing substitution for pressure medium gas, etc.	
25	EP 58808 4 A	<input checked="" type="checkbox"/>	Lap-top or notebook portable computer with dedicated register group and peripheral controller bus - has dedicated register group between system bus and peripheral controllers, for temporarily storing control data, so that CPU reads and writes to group through system bus, and controllers read and write to group via controller bus	
26	GB 22666 06 A	<input checked="" type="checkbox"/>	Computer circuit with external command mode for diagnosis and debugging - responds to series of stored instructions from computer memory and operates in external command mode responsive to externally generated instruction and externally generated command	
27	RD 31312 4 A	<input checked="" type="checkbox"/>	Transmission oil life diagnostic method for motor vehicle - using continuous recording of oil stress dependent on operating temperature to indicate remaining oil life	
28	GB 21433 61 A	<input checked="" type="checkbox"/>	Industrial plant simulator - has digital control and programmer for affecting plant operation and has indicators mounted on console	
29	CA 11450 21 A	<input type="checkbox"/>	Port event timing analysis system - uses register to store command timing data and timer to generate time interval signals for altering supervisory data	

FIG. 6 is a block diagram showing the construction of an interrupt control apparatus according to the first embodiment of the present invention;

FIG. 7 is a representation showing an example of state transition of a processor in the interrupt control apparatus according to the first embodiment;

FIG. 8 is a representation showing another example of state transition of the processor in the interrupt control apparatus according to the first embodiment;

FIG. 9 is a block diagram showing the construction of an interrupt control apparatus according to the second embodiment of the present invention;

FIG. 10 is a block diagram showing the construction of an interrupt control apparatus according to the third embodiment of the present invention;

FIG. 11 is a block diagram showing the construction of an interrupt control apparatus according to the fourth embodiment of the present invention;

FIG. 12 is a block diagram showing the construction of an interrupt control apparatus according to the fifth embodiment of the present invention;

FIG. 13 is a representation showing the instruction form of an interrupt return instruction used in the fifth embodiment and also the following sixth to ninth embodiments of the present invention;

FIG. 14 is a block diagram showing the construction of an interrupt control apparatus according to the sixth embodiment of the present invention;

FIG. 15 is a block diagram showing the construction of an interrupt control apparatus according to the seventh embodiment of the present invention;

FIG. 16 is a block diagram showing the construction of an interrupt control apparatus according to the eighth embodiment of the present invention;

FIG. 17 is a block diagram showing the construction of an interrupt control apparatus according to the ninth embodiment of the present invention;

FIG. 18 is a block diagram showing the construction of a data processing system (processor) according to the 10th embodiment of the present invention for implementing an instruction break scheme by a hardware mechanism;

FIG. 19 is a block diagram showing the construction of a determination section according to the 10th embodiment;

FIG. 20 is a block diagram showing the construction of a data processing system (processor) according to the 11th embodiment of the present invention for implementing an instruction break scheme by a hardware mechanism;

FIG. 21 is a block diagram showing the construction of a determination section according to the 11th embodiment;

FIG. 22 is a block diagram showing the construction of a data processing system (processor) according to the 12th embodiment of the present invention for implementing an instruction break scheme by a hardware mechanism;

FIG. 23 is a block diagram showing the construction of a determination section according to the 12th embodiment;

FIG. 24 is a block diagram showing the construction of a data processing system (processor) according to the 13th embodiment of the present invention for implementing an instruction break scheme by a hardware mechanism;

FIG. 25 is a block diagram showing the construction of a determination section according to the 13th embodiment;

FIG. 26 is a block diagram showing the construction of a data processing system (processor) according to the 14th

According to another aspect of the present invention,

there is provided an interrupt control apparatus applied to a conditional instruction, comprising an instruction break

detection section for detecting an instruction break in accordance with whether or not an instruction corresponding to an instruction address represents a breakpoint, which is set in a register, is read out, and sending a break-interrupt notification in accordance with a detection result, and a control

section for, in an interrupt handler activated in accordance with the break-interrupt notification supplied from the instruction break detection section, determining whether or not a condition of the conditional instruction is satisfied and controlling break-interrupt processing in accordance with a determination result.

According to still another aspect of the present invention, there is provided an interrupt control apparatus applied to a data processing system having a function of executing a conditional instruction, comprising a software break detection section for detecting a software break in accordance with whether a breakpoint is replaced at an arbitrary position of an instruction sequence is executed and sending a break-interrupt notification in accordance with a detection result, and a control section for, in an interrupt handler activated with the break-interrupt notification supplied from the software break detection section, determining whether or not a condition of the conditional instruction is satisfied and controlling the break-interrupt processing in accordance with a determination result.

According to the present invention, there is also provided an interrupt control method of controlling a break-interrupt in a data processing system having a function of executing a conditional instruction, comprising the steps of detecting a breakpoint set at an arbitrary position of an instruction sequence, determining whether or not a condition of the conditional instruction is satisfied, and controlling the break-interrupt on the basis of a detection result of the breakpoint and a determination result of the conditional instruction.

According to the present invention having the above construction, a break-interrupt can be controlled not only on the basis of the detection result of a breakpoint such as an instruction break or software break but also, when the supplied instruction is a conditional instruction, on the basis of the determination result of the condition. Hence, in debugging a program including a conditional instruction, when the condition of the conditional instruction is satisfied, program execution is interrupted. When the condition of the conditional instruction is not satisfied, an interrupt of the program execution can be inhibited.

## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a representation showing an example of state transition of a processor in a conventional interrupt control apparatus;

FIG. 2 is a representation showing another example of state transition of the processor in the conventional interrupt control apparatus;

FIG. 3 is a block diagram showing the construction of a processor for implementing the conventional instruction break scheme;

FIG. 4 is a block diagram showing the construction of a processor for implementing the conventional software break scheme;

FIG. 5 is a representation showing the construction of a breakpoint table used in the software break scheme;

	Docum ent ID	U	Title	Current OR
1	US 20040 03989 6 A1	<input type="checkbox"/>	Methods and apparatus for meta-architecture defined programmable instruction fetch functions supporting assembled variable length instruction processors	712/205
2	US 20040 03086 0 A1	<input checked="" type="checkbox"/>	Conditional execution control head in a vliw processor	712/24
3	US 20040 01559 9 A1	<input checked="" type="checkbox"/>	Network processor architecture	709/232
4	US 20040 00321 2 A1	<input checked="" type="checkbox"/>	Data processor	712/229
5	US 20030 22600 3 A1	<input checked="" type="checkbox"/>	Information processor having delayed branch function	712/238
6	US 20030 21252 4 A1	<input checked="" type="checkbox"/>	Test access circuit and method of accessing embedded test controllers in integrated circuit modules	702/120
7	US 20030 20053 9 A1	<input checked="" type="checkbox"/>	Function unit based finite state automata data structure, transitions and methods for making the same	717/161
8	US 20030 19619 7 A1	<input checked="" type="checkbox"/>	Methods and systems for integrated scheduling and resource management for a compiler	717/161
9	US 20030 19604 0 A1	<input checked="" type="checkbox"/>	Data cache system	711/128
10	US 20030 17734 0 A1	<input checked="" type="checkbox"/>	Non-stalling circular counterflow pipeline processor with reorder buffer	712/219
11	US 20030 15435 8 A1	<input checked="" type="checkbox"/>	Apparatus and method for dispatching very long instruction word having variable length	712/24
12	US 20030 14511 6 A1	<input checked="" type="checkbox"/>	System for communication with a storage area network	709/249
13	US 20030 12640 4 A1	<input checked="" type="checkbox"/>	Data processing system, array-type processor, data processor, and information storage medium	712/15
14	US 20030 09365 5 A1	<input checked="" type="checkbox"/>	Multithread embedded processor with input/output capability	712/228
15	US 20030 07453 3 A1	<input checked="" type="checkbox"/>	Instruction pair detection and pseudo ports for cache array	711/125
16	US 20030 07453 2 A1	<input checked="" type="checkbox"/>	Instruction pair detection and pseudo ports for cache array	711/123
17	US 20030 00523 1 A1	<input checked="" type="checkbox"/>	Hardware emulation of parallel ATA drives with serial ATA interface	711/131

embodiment of the present invention for implementing an instruction break scheme by a hardware mechanism;

FIG. 27 is a block diagram showing the construction of a determination section according to the 14th embodiment;

FIG. 28 is a block diagram showing the construction of a data processing system (processor) according to the 15th embodiment of the present invention for implementing an instruction break scheme by a hardware mechanism;

FIG. 29 is a block diagram showing the first construction of a determination section according to the 15th embodiment;

FIG. 30 is a block diagram showing the second construction of the determination section according to the 15th embodiment;

FIG. 31 is a block diagram showing the third construction of the determination section according to the 15th embodiment;

FIG. 32 is a block diagram showing the fourth construction of the determination section according to the 15th embodiment;

FIG. 33 is a block diagram showing the fifth construction of the determination section according to the 15th embodiment;

FIG. 34 is a block diagram showing the construction of a data processing system (processor) according to the 16th embodiment of the present invention for implementing an instruction break scheme by a hardware mechanism;

FIG. 35 is a block diagram showing the first construction of a determination section according to the 16th embodiment;

FIG. 36 is a block diagram showing the second construction of the determination section according to the 16th embodiment;

FIG. 37 is a block diagram showing the third construction of the determination section according to the 16th embodiment;

FIG. 38 is a block diagram showing the fourth construction of the determination section according to the 16th embodiment;

FIG. 39 is a block diagram showing the fifth construction of the determination section according to the 16th embodiment;

FIG. 40 is a block diagram showing the construction of a data processing system (processor) according to the 17th embodiment of the present invention for implementing an instruction break scheme by a hardware mechanism;

FIG. 41 is a block diagram showing the first construction of a determination section according to the 17th embodiment;

FIG. 42 is a block diagram showing the second construction of the determination section according to the 17th embodiment;

FIG. 43 is a block diagram showing the third construction of the determination section according to the 17th embodiment;

FIG. 44 is a block diagram showing the fourth construction of the determination section according to the 17th embodiment;

FIG. 45 is a block diagram showing the fifth construction of the determination section according to the 17th embodiment;

FIG. 46 is a block diagram showing the construction of a determination section according to the 18th to 21st embodiments of the present invention;

FIG. 47 is a flow chart showing the first example of processing by an instruction break-interrupt handler according to the 18th embodiment;

FIG. 48 is a representation showing the first example of construction of a breakpoint table used in the 18th embodiment;

FIG. 49 is a flow chart showing the second example of processing by the instruction break-interrupt handler according to the 18th embodiment;

FIG. 50 is a flow chart showing the third example of processing by the instruction break-interrupt handler according to the 18th embodiment;

FIG. 51 is a representation showing the second example of construction of the breakpoint table used in the 18th embodiment;

FIG. 52 is a flow chart showing the fourth example of processing by the instruction break-interrupt handler according to the 18th embodiment;

FIG. 53 is a flow chart showing the fifth example of processing by the instruction break-interrupt handler according to the 18th embodiment;

FIG. 54 is a flow chart showing processing by an instruction break-interrupt handler according to the 19th embodiment;

FIG. 55 is a representation showing the first example of construction of a breakpoint table used in the 19th embodiment;

FIG. 56 is a representation showing the second example of construction of the breakpoint table used in the 19th embodiment;

FIG. 57 is a flow chart showing processing by an instruction break-interrupt handler according to the 20th embodiment;

FIG. 58 is a flow chart showing processing by an instruction break-interrupt handler according to the 21st embodiment;

FIG. 59 is a representation showing the first example of construction of a breakpoint table used in the 22nd embodiment;

FIG. 60 is a representation showing the second example of construction of the breakpoint table used in the 22nd embodiment;

FIG. 61 is a representation showing the third example of construction of the breakpoint table used in the 22nd embodiment;

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, embodiments of the present invention will be described with reference to drawings.

### First Embodiment

FIG. 6 is a block diagram showing the construction of an interrupt control apparatus according to the first embodiment of the present invention. Referring to FIG. 6, reference numeral 410 denotes a memory which stores programs including an application and interrupt handler; 420 denotes an instruction fetch section; 430 denotes an instruction execution section; 440 denotes an interrupt control section; and 450 denotes a register section. The instruction fetch section 420 comprises an instruction fetch controller 421, a program counter 422, and an instruction word register 423. The instruction fetch controller 421

	Docum ent ID	U	Title	Current OR
18	US 20020 14409 2 A1	<input checked="" type="checkbox"/>	Handling of loops in processors	712/217
19	US 20020 14408 8 A1	<input checked="" type="checkbox"/>	Apparatus and method for issue grouping of instructions in a VLIW processor	712/210
20	US 20020 13378 4 A1	<input checked="" type="checkbox"/>	Automatic design of VLIW processors	716/1
21	US 20020 12091 4 A1	<input checked="" type="checkbox"/>	Automatic design of VLIW processors	716/17
22	US 20020 10802 6 A1	<input checked="" type="checkbox"/>	Data processing apparatus with register file bypass	712/218
23	US 20020 09992 8 A1	<input checked="" type="checkbox"/>	Non-stalling circular counterflow pipeline processor with reorder buffer	712/216
24	US 20020 08783 5 A1	<input checked="" type="checkbox"/>	Method and apparatus for improving dispersal performance in a processor through the use of no-op ports	712/215
25	US 20020 05292 6 A1	<input checked="" type="checkbox"/>	Thread suspension system and method using trapping instructions	709/217
26	US 20020 04290 8 A1	<input checked="" type="checkbox"/>	Compiler parallelizing schedule method	717/149
27	US 20020 02320 3 A1	<input checked="" type="checkbox"/>	Memory access debug facility	712/227
28	US 20020 00263 9 A1	<input checked="" type="checkbox"/>	Methods and apparatus for loading a very long instruction word memory	710/22
29	US 20010 05205 3 A1	<input checked="" type="checkbox"/>	Stream processing unit for a multi-streaming processor	711/138
30	US 20010 04218 7 A1	<input checked="" type="checkbox"/>	VARIABLE ISSUE-WIDTH VLIW PROCESSOR	712/2
31	US 20010 03230 4 A1	<input checked="" type="checkbox"/>	Processor for making more efficient use of idling components and program conversion apparatus for the same	712/24
32	US 20010 02347 9 A1	<input checked="" type="checkbox"/>	Information processing unit, and exception processing method for specific application-purpose operation instruction	712/209
33	US 20010 01690 1 A1	<input checked="" type="checkbox"/>	Communicating instruction results in processors and compiling methods for processors	712/217
34	US 20010 01690 0 A1	<input checked="" type="checkbox"/>	Dynamic allocation of resources in multiple microprocessor pipelines	712/215

reads out an instruction word 472 from the memory 410 on the basis of an instruction address 471 indicated by the program counter 422 and writes/holds the read-out instruction word in the instruction register 423. The instruction fetch section 420 also supplies an instruction word 473 held in the instruction register 423 to the instruction execution section 430.

When an instruction address 474 of a branch destination or an instruction address 475 for return from the interrupt state is supplied from the instruction execution section 430, the instruction word decoder 431, the breakpoint controller 432 notifies the interrupt control section 440 of the break-interrupt using a break-interrupt notification signal 486.

In accordance with the break-interrupt generation instruction supplied from the instruction word decoder 431, the breakpoint controller 433 notifies the interrupt control section 440 of the break-interrupt using a break-interrupt notification signal 487.

The interrupt return controller 434 executes a return operation from the interrupt state in accordance with the instruction word 473 supplied from the instruction word decoder 431. At this time, the interrupt return controller 434 specifies, on the basis of pieces of operation information before the interrupt, which are held by registers in the register section 450, whether the operation is a return operation from a normal interrupt state or break-interrupt state, and restores the operation information before the interrupt.

The interrupt control section 440 comprises a normal interrupt controller 441 and break-interrupt controller 442. When receiving the normal interrupt notification signal 479 from the instruction fetch section 420 or the normal interrupt notification signal 486 from the instruction execution section 430, the normal interrupt controller 441 controls the instruction fetch section 420 and register section 450 to execute a shift operation to the normal interrupt state.

When receiving the normal interrupt notification signal 479 or 486, the normal interrupt controller 441 reads out an instruction address 488 at the time of normal interrupt from the instruction fetch section 420, supplies a start address 476 of the normal interrupt handler to the instruction fetch section 420, and sets the address in the program counter 422. The normal interrupt controller 441 also writes received pieces of information on the normal interrupt, e.g., pieces of information on the instruction address at the time of normal interrupt in registers in the register section 450.

When receiving the break-interrupt notification signal 478 from the instruction fetch section 420 or one of the break-interrupt notification signals 485 and 487 from the instruction execution section 430, the break-interrupt controller 442 controls the instruction fetch section 420 and register section 450 to execute a shift operation to the break-interrupt state.

When receiving the break-interrupt notification signal 478, 485, or 487, the break-interrupt controller 442 loads an instruction address 489 at the time of break-interrupt from the instruction fetch section 420, supplies the start address 477 of the break-interrupt handler to the instruction fetch section 420, and sets the address in the program counter 422. The break-interrupt controller 442 also writes received pieces of information on the break-interrupt, e.g., pieces of information on the instruction address at the time of break-interrupt in registers in the register section 450.

The register section 450 includes the general-purpose register 451 for holding data to be used for calculation or the like by the instruction execution section 430, and registers 452 to 457 for holding data to be used for interrupt control (to be described below). The registers 452 to 457 for interrupt control will be described below.

The normal return address register (EPCR) 452 holds the original instruction address (the value 488 of the program counter 422 at the time of normal interrupt) to which the instruction execution controller 432 notifies the interrupt corresponds to the effective address.

When detecting a break-interrupt by a data breakpoint, the instruction execution controller 432 notifies the interrupt



	Docum ent ID	U	Title	Current OR
35	US 20010 01494 0 A1	<input checked="" type="checkbox"/>	Dynamic allocation of resources in multiple microprocessor pipelines	712/218
36	US 20010 01493 9 A1	<input checked="" type="checkbox"/>	Dynamic allocation of resources in multiple microprocessor pipelines	712/218
37	US 20010 01134 2 A1	<input checked="" type="checkbox"/>	Methods and apparatus for dynamic instruction controlled reconfigurable register file with extended precision	712/16
38	US 20010 01007 3 A1	<input checked="" type="checkbox"/>	Non-stalling circular counterflow pipeline processor with reorder buffer	712/218
39	US 66912 22 B2	<input checked="" type="checkbox"/>	Non-stalling circular counterflow pipeline processor with recorder buffer	712/219
40	US 66843 20 B2	<input checked="" type="checkbox"/>	Apparatus and method for issue grouping of instructions in a VLIW processor	712/24
41	US 66683 16 B1	<input checked="" type="checkbox"/>	Method and apparatus for conflict-free execution of integer and floating-point operations with a common register file	712/221
42	US 66548 70 B1	<input checked="" type="checkbox"/>	Methods and apparatus for establishing port priority functions in a VLIW processor	712/24
43	US 66548 69 B1	<input checked="" type="checkbox"/>	Assigning a group tag to an instruction group wherein the group tag is recorded in the completion table along with a single instruction address for the group to facilitate in exception handling	712/24
44	US 66548 34 B1	<input checked="" type="checkbox"/>	Method and apparatus for data transfer employing closed loop of memory nodes	710/107
45	US 66512 47 B1	<input checked="" type="checkbox"/>	Method, apparatus, and product for optimizing compiler with rotating register assignment to modulo scheduled code in SSA form	717/161
46	US 66512 22 B2	<input checked="" type="checkbox"/>	Automatic design of VLIW processors	716/1
47	US 66292 32 B1	<input checked="" type="checkbox"/>	Copied register files for data processors having many execution units	712/29
48	US 66222 34 B1	<input checked="" type="checkbox"/>	Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions	712/22
49	US 65980 63 B1	<input checked="" type="checkbox"/>	Fast calculation of (A/B)K by a parallel floating-point processor	708/606
50	US 65947 13 B1	<input checked="" type="checkbox"/>	Hub interface unit and application unit interfaces for expanded direct memory access processor	710/31
51	US 65811 87 B2	<input checked="" type="checkbox"/>	Automatic design of VLIW processors	716/1
52	US 65747 24 B1	<input checked="" type="checkbox"/>	Microprocessor with non-aligned scaled and unscaled addressing	711/220
53	US 65713 29 B1	<input checked="" type="checkbox"/>	Detection of overwrite modification by preceding instruction possibility of fetched instruction code using fetched instructions counter and store target address	712/205
54	US 65606 74 B1	<input checked="" type="checkbox"/>	Data cache system	711/118
55	US 65534 85 B2	<input checked="" type="checkbox"/>	Non-stalling circular counterflow pipeline processor with reorder buffer	712/219

processor will return from the normal interrupt state. The normal previous state register (EPSR) 453 holds the processor state before the normal interrupt (normal user state or supervisor state). The normal factor register (FCR) 454 holds the factor of a normal interrupt. The values of these registers 452 to 454 are set at the time of normal interrupt. The normal return address register 452, normal previous state register 453, and normal factor register 454 constitute the first information holding section of the present invention. The break return address register (BEPICR) 455 holds the original instruction address (the value 489 of the program counter 422 at the time of break-interrupt) to which the processor will return from the break-interrupt state. The value of this register is set at the time of break-interrupt. This break return address register 455 constitutes the second information holding section of the present invention. The instruction address set in the normal return address register 452 or break return address register 455 is supplied to the instruction fetch section 420 as the return address 475 in returning from the interrupt operation, and the address value is set in the program counter 422.

The flag register (BF) 456 represents whether a break-interrupt state is set. The value "0" indicates a non-break-interrupt state, and the value "1" indicates a break-interrupt state. The initial value of the flag register 456 is "0". When a break-interrupt occurs, the value transits from "0" to "1". In returning from the break-interrupt state, the value transits from "1" to "0". The flag register 456 constitutes the return operation specifying section of the present invention.

The present state register (PSR) 457 holds the current processor state.

FIG. 7 is a representation showing an example of state transition of the processor in the first embodiment. Referring to FIG. 7, reference numeral 201 denotes a user state (to be referred to as a normal state hereinafter) without a normal interrupt or a break-interrupt; 202 denotes a normal interrupt or a break-interrupt; 203 denotes a supervisor state (to be referred to as a normal interrupt state hereinafter) without any break-interrupt; and 204 denotes supervisor states (to be referred to as a break-interrupt state hereinafter) having a break-interrupt. When the processor is processing a normal application, the processor state is the normal state 201.

When a normal interrupt 211 occurs in the normal state 201, the processor transits to the normal interrupt state 202. When a normal interrupt state 202, the processor returns to the normal state 201 or normal interrupt state 202 as the state before the break-interrupt. FIG. 8 is a representation showing another example of state transition of the processor in the first embodiment. Referring to FIG. 8, reference numeral 250 denotes a normal state of the processor; 251, 252, and 253 denote normal interrupt states of the processor; and 254, 255, 256, 257 denote break-interrupt states of the processor. When the processor is processing a normal application, the processor state is the normal state 250. When a normal interrupt 261 occurs in the normal state 250, the processor transits to the normal interrupt state 251. When a normal interrupt return instruction 262 is executed, the processor returns to the normal interrupt state 251, the processor returns to the normal state 250. When a normal interrupt 263 occurs in the normal state 250, the processor returns to the previous normal interrupt state 251. When a break-interrupt 264, 265, 266, 267, 268, 269, or 271 occurs in the normal state 250 or normal interrupt state 251, the processor returns to the previous normal interrupt state 252. When a normal interrupt return instruction 262 is executed in this normal interrupt state 252, the processor returns to the previous normal interrupt state 251. When a break-interrupt 263, 267, 269, or 271 occurs in the normal state 250 or normal interrupt state 251, and the processor transits to the break-interrupt state 253, the processor transits to the break-interrupt state 254, 255, 256, or 257. When a break-interrupt return instruction 264, 255, 256, 257, or 272 is executed in the break-interrupt state 254, 255, 256, 257, or 272, the processor returns to the previous normal state 250 or normal interrupt state 251, 252, or 253. The operation of the interrupt control apparatus shown in FIG. 6 will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201→normal interrupt state 202→break-interrupt state 204→normal interrupt state 202→normal state 201.

When the processor is in the normal state 201, the instruction fetch controller 421 shown in FIG. 6 reads out the instruction word 472 from the memory 410 on the basis of the instruction address 471 indicated by the program counter 422 and writes/holds the read-out instruction word in the instruction register 423. The instruction fetch section 420 also supplies the instruction word 473 held in the instruction register 423 to the instruction word decoder 431. The instruction word decoder 431 decodes the received instruction word 473 and supplies an instruction to the instruction execution controller 432 or the breakpoint controller 433 in accordance with the decoding result. The instruction execution controller 432 or the breakpoint controller 433 executes processing in accordance with the received instruction. If the break-interrupt 213 or the normal interrupt 211 does not occur in this normal state 201, the processor repeats the above operation.

However, when the instruction fetch controller 421 or the instruction execution controller 432 detects the normal interrupt 211, the normal interrupt controller 441 is notified of the normal interrupt by the normal interrupt notification signal 479 from the instruction fetch controller 421 or the normal interrupt notification signal 486 from the instruction execution controller 432. When receiving the normal interrupt notification signal 486 from the instruction execution controller 432, the normal interrupt controller 441 reads out the program counter 422 and writes the read-out instruction address 488 from the presently indicated instruction address value 488 in the normal return address register 452. The normal interrupt controller 441 also reads out the processor state (normal state) before the normal interrupt from the present state register 457, writes the read-out processor state in the normal previous state register 453, and also writes the factor of the normal interrupt in the normal factor register 454.

Next, the normal interrupt controller 441 writes, in the present state register 457, the processor state that has transited in accordance with the normal interrupt. The normal interrupt controller 441 also supplies the start address 476 of the interrupt controller 441 to the instruction fetch section 420 and sets the address value "0". Through the above-described process, the processor transits from the normal state 201 to the normal interrupt state 252. When a normal interrupt return instruction 262 in the normal interrupt state 251, the processor transits to the normal interrupt state 251, the processor returns to the normal state 250 or normal interrupt state 251, and the processor transits to the break-interrupt state 253, 254, 255, 256, 257, or 272. When a break-interrupt return instruction 264, 255, 256, 257, or 272 is executed in the break-interrupt state 253, 254, 255, 256, 257, or 272, the processor returns to the previous normal state 250 or normal interrupt state 251, 252, or 253. The operation of the interrupt control apparatus shown in FIG. 6 will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201→normal interrupt state 202→break-interrupt state 204→normal interrupt state 202→normal state 201.

When a normal interrupt 261 occurs in the normal state 250, the processor transits to the normal interrupt state 251. When a normal interrupt return instruction 262 is executed, the processor returns to the normal interrupt state 251, the processor returns to the normal state 250. When a normal interrupt 263 occurs in the normal state 250 or normal interrupt state 251, and the processor transits to the break-interrupt state 253, the processor transits to the break-interrupt state 254, 255, 256, or 257. When a break-interrupt return instruction 264, 255, 256, 257, or 272 is executed in the break-interrupt state 254, 255, 256, 257, or 272, the processor returns to the previous normal state 250 or normal interrupt state 251, 252, or 253. The operation of the interrupt control apparatus shown in FIG. 6 will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201→normal interrupt state 202→break-interrupt state 204→normal interrupt state 202→normal state 201.

When the processor is in the normal state 201, the instruction fetch controller 421 shown in FIG. 6 reads out the instruction word 472 from the memory 410 on the basis of the instruction address 471 indicated by the program counter 422 and writes/holds the read-out instruction word in the instruction register 423. The instruction fetch section 420 also supplies the instruction word 473 held in the instruction register 423 to the instruction word decoder 431. The instruction word decoder 431 decodes the received instruction word 473 and supplies an instruction to the instruction execution controller 432 or the breakpoint controller 433 in accordance with the decoding result. The instruction execution controller 432 or the breakpoint controller 433 executes processing in accordance with the received instruction. If the break-interrupt 213 or the normal interrupt 211 does not occur in this normal state 201, the processor repeats the above operation.

However, when the instruction fetch controller 421 or the instruction execution controller 432 detects the normal interrupt 211, the normal interrupt controller 441 is notified of the normal interrupt by the normal interrupt notification signal 479 from the instruction fetch controller 421 or the normal interrupt notification signal 486 from the instruction execution controller 432. When receiving the normal interrupt notification signal 486 from the instruction execution controller 432, the normal interrupt controller 441 reads out the program counter 422 and writes the read-out instruction address 488 from the presently indicated instruction address value 488 in the normal return address register 452. The normal interrupt controller 441 also reads out the processor state (normal state) before the normal interrupt from the present state register 457, writes the read-out processor state in the normal previous state register 453, and also writes the factor of the normal interrupt in the normal factor register 454.

Next, the normal interrupt controller 441 writes, in the present state register 457, the processor state that has transited in accordance with the normal interrupt. The normal interrupt controller 441 also supplies the start address 476 of the interrupt controller 441 to the instruction fetch section 420 and sets the address value "0". Through the above-described process, the processor transits from the normal state 201 to the normal interrupt state 252. When a normal interrupt return instruction 262 in the normal interrupt state 251, the processor transits to the normal interrupt state 251, the processor returns to the normal state 250 or normal interrupt state 251, and the processor transits to the break-interrupt state 253, 254, 255, 256, 257, or 272. When a break-interrupt return instruction 264, 255, 256, 257, or 272 is executed in the break-interrupt state 253, 254, 255, 256, 257, or 272, the processor returns to the previous normal state 250 or normal interrupt state 251, 252, or 253. The operation of the interrupt control apparatus shown in FIG. 6 will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201→normal interrupt state 202→break-interrupt state 204→normal interrupt state 202→normal state 201.

When a normal interrupt 261 occurs in the normal state 250, the processor transits to the normal interrupt state 251. When a normal interrupt return instruction 262 is executed, the processor returns to the normal interrupt state 251, the processor returns to the normal state 250. When a normal interrupt 263 occurs in the normal state 250 or normal interrupt state 251, and the processor transits to the break-interrupt state 253, the processor transits to the break-interrupt state 254, 255, 256, or 257. When a break-interrupt return instruction 264, 255, 256, 257, or 272 is executed in the break-interrupt state 254, 255, 256, 257, or 272, the processor returns to the previous normal state 250 or normal interrupt state 251, 252, or 253. The operation of the interrupt control apparatus shown in FIG. 6 will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201→normal interrupt state 202→break-interrupt state 204→normal interrupt state 202→normal state 201.

When the processor is in the normal state 201, the instruction fetch controller 421 shown in FIG. 6 reads out the instruction word 472 from the memory 410 on the basis of the instruction address 471 indicated by the program counter 422 and writes/holds the read-out instruction word in the instruction register 423. The instruction fetch section 420 also supplies the instruction word 473 held in the instruction register 423 to the instruction word decoder 431. The instruction word decoder 431 decodes the received instruction word 473 and supplies an instruction to the instruction execution controller 432 or the breakpoint controller 433 in accordance with the decoding result. The instruction execution controller 432 or the breakpoint controller 433 executes processing in accordance with the received instruction. If the break-interrupt 213 or the normal interrupt 211 does not occur in this normal state 201, the processor repeats the above operation.

However, when the instruction fetch controller 421 or the instruction execution controller 432 detects the normal interrupt 211, the normal interrupt controller 441 is notified of the normal interrupt by the normal interrupt notification signal 479 from the instruction fetch controller 421 or the normal interrupt notification signal 486 from the instruction execution controller 432. When receiving the normal interrupt notification signal 486 from the instruction execution controller 432, the normal interrupt controller 441 reads out the program counter 422 and writes the read-out instruction address 488 from the presently indicated instruction address value 488 in the normal return address register 452. The normal interrupt controller 441 also reads out the processor state (normal state) before the normal interrupt from the present state register 457, writes the read-out processor state in the normal previous state register 453, and also writes the factor of the normal interrupt in the normal factor register 454.

Next, the normal interrupt controller 441 writes, in the present state register 457, the processor state that has transited in accordance with the normal interrupt. The normal interrupt controller 441 also supplies the start address 476 of the interrupt controller 441 to the instruction fetch section 420 and sets the address value "0". Through the above-described process, the processor transits from the normal state 201 to the normal interrupt state 252. When a normal interrupt

	Document ID	U	Title	Current OR
56	US 65499 30 B1	<input checked="" type="checkbox"/>	Method for scheduling threads in a multithreaded processor	718/104
57	US 65394 67 B1	<input checked="" type="checkbox"/>	Microprocessor with non-aligned memory access	711/219
58	US 65264 21 B1	<input checked="" type="checkbox"/>	Method of scheduling garbage collection	707/206
59	US 64907 16 B1	<input checked="" type="checkbox"/>	Automated design of processor instruction units	716/18
60	US 64534 05 B1	<input checked="" type="checkbox"/>	Microprocessor with non-aligned circular addressing	711/201
61	US 64497 12 B1	<input checked="" type="checkbox"/>	Emulating execution of smaller fixed-length branch/delay slot instructions with a sequence of larger fixed-length instructions	712/227
62	US 64306 77 B2	<input checked="" type="checkbox"/>	Methods and apparatus for dynamic instruction controlled reconfigurable register file with extended precision	712/210
63	US 64251 00 B1	<input checked="" type="checkbox"/>	Snoopy test access port architecture for electronic circuits including embedded core with built-in test access port	714/724
64	US 64153 76 B1	<input checked="" type="checkbox"/>	Apparatus and method for issue grouping of instructions in a VLIW processor	712/24
65	US 64084 28 B1	<input checked="" type="checkbox"/>	Automated design of processor systems using feedback from internal measurements of candidate systems	716/17
66	US 63973 24 B1	<input checked="" type="checkbox"/>	Accessing tables in memory banks using load and store address generators sharing store read port of compute register file separated from address register file	712/225
67	US 63935 49 B1	<input checked="" type="checkbox"/>	Instruction alignment unit for routing variable byte-length instructions	712/204
68	US 63857 57 B1	<input checked="" type="checkbox"/>	Auto design of VLIW processors	716/1
69	US 63817 17 B1	<input checked="" type="checkbox"/>	Snoopy test access port architecture for electronic circuits including embedded core having test access port with instruction driven wake-up	714/724
70	US 63780 90 B1	<input checked="" type="checkbox"/>	Hierarchical test access port architecture for electronic circuits including embedded core having built-in test access port	714/724
71	US 63603 13 B1	<input checked="" type="checkbox"/>	Instruction cache associative crossbar switch	712/215
72	US 63603 12 B1	<input checked="" type="checkbox"/>	Processor for making more efficient use of idling components and program conversion apparatus for the same	712/215
73	US 63518 05 B1	<input checked="" type="checkbox"/>	Non-stalling circular counterflow pipeline processor with reorder buffer	712/219
74	US 63518 02 B1	<input checked="" type="checkbox"/>	Method and apparatus for constructing a pre-scheduled instruction cache	712/215
75	US 63473 44 B1	<input checked="" type="checkbox"/>	Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor	710/20
76	US 63433 56 B1	<input checked="" type="checkbox"/>	Methods and apparatus for dynamic instruction controlled reconfiguration register file with extended precision	712/210
77	US 63413 43 B1	<input checked="" type="checkbox"/>	Parallel processing instructions routed through plural differing capacity units of operand address generators coupled to multi-ported memory and ALUs	712/21

The processor which has transitioned to the normal interrupt state 202 reads out the instruction word 472 of the interrupt handler to the instruction fetch controller 421 in accordance with the start address 476 of the interrupt handler, which is set in the program counter 422, temporarily holds the read-out instruction word in the instruction word register 420, and then supplies the instruction word to the instruction word decoder 431. The instruction word decoder 431 decodes the instruction word and determines whether the instruction is a break instruction. In accordance with this determination, the interrupt return controller 434 supplies the interrupt return instruction to the interrupt return controller 434.

When receiving the interrupt return instruction, the interrupt return controller 434 refers to the flag register 456 in the register section 450 and determines whether the flag register 456 has the value "1". In this case, the flag register 456 has the value "1", representing the break-interrupt state. The interrupt return controller 434 controls the instruction fetch section 420 and register section 450 to perform processing as follows. First, the interrupt return controller 434 writes "0" in the flag register 456. The interrupt return controller 434 also reads out, from the break return address register 455, the original instruction address 475 to which the processor will return from the break-interrupt state, supplies the instruction address to the instruction fetch section 420, and sets the address value in the program counter 422.

On the basis of the original instruction address 471 set in the program counter 422, the instruction fetch controller 421 reads out the instruction word 472 of the interrupt handler from the memory 410, temporarily holds the instruction word in the instruction word register 423, and then supplies the instruction word to the instruction execution section 430. Thus, the processor returns from the break-interrupt state 204 to the normal interrupt state 202. The instruction execution section 430 executes the remaining parts of processing of the interrupt handler corresponding to the normal interrupt.

When processing of the interrupt handler corresponding to the normal interrupt is ended in the normal interrupt state 202, the processor executes the normal interrupt return instruction 212. At this time, the interrupt return instruction is read out from the memory 410 and supplied to the instruction word decoder 431 by the instruction fetch controller 421. The instruction word decoder 431 decodes the instruction word and determines whether the instruction is a break instruction. In accordance with this determination, the interrupt return controller 434 supplies the interrupt return instruction to the interrupt return controller 434.

When receiving the interrupt return instruction, the interrupt return controller 434 refers to the flag register 456 in the register section 450 and determines whether the flag register 456 has the value "1". In this case, the flag register 456 has the value "1", representing the non-break-interrupt state. Hence, the interrupt return controller 434 controls the instruction fetch section 420 and register section 450 to perform processing as follows. The interrupt return controller 434 reads out the value of the normal previous state register 453 and writes the value in the present state register 457. The interrupt return controller 434 also reads out, from the normal return address register 452, the original instruction address 475 to which the processor will return from the normal interrupt state, supplies the instruction address to the instruction fetch section 420, and sets the address value in the program counter 422.

On the basis of the original instruction address 471 set in the program counter 422, the instruction fetch controller 421 reads out the instruction word 472 for the normal operation from the memory 410, temporarily holds the instruction word in the instruction word register 423, and then supplies

The processor which has transitioned to the normal interrupt state 202 reads out the instruction word 472 of the interrupt handler to the instruction fetch controller 421 in accordance with the start address 476 of the interrupt handler, which is set in the program counter 422, temporarily holds the read-out instruction word in the instruction word register 420, and then supplies the instruction word to the instruction word decoder 431.

The instruction word decoder 431 decodes the received instruction word 473 and supplies the instruction to one of the instruction execution controller 432, the breakpoint controller 433, and the interrupt return controller 434 in accordance with the decoding result. The controller which has received the instruction executes processing in accordance with the received instruction. Unless the break-interrupt 215 occurs in the normal interrupt state 202, the instruction execution section 430 repeats the operation of executing the instruction word 473 sequentially supplied toward the final address of the interrupt handler.

However, when the instruction fetch controller 421, the instruction execution controller 432, or the breakpoint controller 433 detects the break-interrupt 215 during this operation, the break-interrupt notification signal of the break-interrupt by the break-interrupt notification signal 478 from the instruction fetch controller 421, the break-interrupt notification signal 485 from the instruction execution controller 432, or the break-interrupt notification signal 487 from the breakpoint controller 433.

When receiving the break-interrupt notification from the instruction fetch controller 421, the instruction execution controller 432, or the breakpoint controller 433, the break-interrupt controller 442 controls the instruction fetch section 420 and register section 450 to perform processing as follows. First, the break-interrupt controller 442 reads out the currently indicated instruction address value 489 from the program counter 422, writes the read-out instruction address value 489 in the break return address register 455, and also writes "1" in the flag register 456.

Next, the break-interrupt controller 442 writes, in the present state register 457, the processor state that has transitioned in accordance with the break-interrupt. The break-interrupt controller 442 also supplies the start address 477 of the interrupt handler corresponding to the break-interrupt to the instruction fetch section 420 and sets the address value in the program counter 422. Through the above-described process, the processor transmits from the normal interrupt state 202 to the break-interrupt state 204.

The processor which has transitioned to the break-interrupt state 204 reads out the instruction word 472 of the interrupt handler to the instruction fetch controller 421 in accordance with the start address 476 of the interrupt handler, which is set in the program counter 422, temporarily holds the read-out instruction word in the instruction word register 420, and then supplies the instruction word to the instruction word decoder 431.

When processing of the interrupt handler corresponding to the break-interrupt is ended, the processor executes the

	Document ID	U	Title	Current OR
78	US 63381 37 B1	<input checked="" type="checkbox"/>	Data processor having memory access unit with predetermined number of instruction cycles between activation and initial data transfer	712/225
79	US 63178 21 B1	<input checked="" type="checkbox"/>	Virtual single-cycle execution in pipelined processors	712/200
80	US 63178 20 B1	<input checked="" type="checkbox"/>	Dual-mode VLIW architecture providing a software-controlled varying mix of instruction-level and task-level parallelism	712/32
81	US 63049 54 B1	<input checked="" type="checkbox"/>	Executing multiple instructions in multi-pipelined processor by dynamically switching memory ports of fewer number than the pipeline	712/215
82	US 62825 85 B1	<input checked="" type="checkbox"/>	Cooperative interconnection for reducing port pressure in clustered microprocessors	710/5
83	US 62825 05 B1	<input checked="" type="checkbox"/>	Multi-port memory and a data processor accessing the same	703/25
84	US 62694 40 B1	<input checked="" type="checkbox"/>	Accelerating vector processing using plural sequencers to process multiple loop iterations simultaneously	712/241
85	US 62694 37 B1	<input checked="" type="checkbox"/>	Duplicator interconnection methods and apparatus for reducing port pressure in a clustered processor	712/28
86	US 62566 87 B1	<input checked="" type="checkbox"/>	Managing data flow between a serial bus device and a parallel port	710/71
87	US 62471 15 B1	<input checked="" type="checkbox"/>	Non-stalling circular counterflow pipeline processor with reorder buffer	712/219
88	US 62405 08 B1	<input checked="" type="checkbox"/>	Decode and execution synchronized pipeline processing using decode generated memory read queue with stop entry to allow execution generated memory read	712/219
89	US 62370 73 B1	<input checked="" type="checkbox"/>	Method for providing virtual memory to physical memory page mapping in a computer operating system that randomly samples state information	711/202
90	US 62302 51 B1	<input checked="" type="checkbox"/>	File replication methods and apparatus for reducing port pressure in a clustered processor	712/11
91	US 61917 13 B1	<input checked="" type="checkbox"/>	Conversion between serial bus cycles and parallel port commands using a state machine	341/100
92	US 61890 88 B1	<input checked="" type="checkbox"/>	Forwarding stored data fetched for out-of-order load/read operation to over-taken operation read-accessing same memory location	712/216
93	US 61856 29 B1	<input checked="" type="checkbox"/>	Data transfer controller employing differing memory interface protocols dependent upon external input at predetermined time	710/10
94	US 61759 10 B1	<input checked="" type="checkbox"/>	Speculative instructions execution in VLIW processors	712/217
95	US 61733 56 B1	<input checked="" type="checkbox"/>	Multi-port DRAM with integrated SRAM and systems and methods using the same	711/5
96	US 61638 39 A	<input checked="" type="checkbox"/>	Non-stalling circular counterflow pipeline processor with reorder buffer	712/219
97	US 61638 37 A	<input checked="" type="checkbox"/>	Writing of instruction results produced by instruction execution circuits to result destinations	712/216
98	US 61450 25 A	<input checked="" type="checkbox"/>	Method for transferring DMA data in a multimedia integrated circuit including preloading DMA instructions in a frame buffer	710/22
99	US 61417 46 A	<input checked="" type="checkbox"/>	Information processor	712/214
100	US 61227 22 A	<input checked="" type="checkbox"/>	VLIW processor with less instruction issue slots than functional units	712/24

the instruction word to the instruction execution section 430.

Thus, the processor transitions from the normal interrupt state 202 to the normal state 201. The instruction execution section 430 executes the remaining part of processing of the application corresponding to the normal operation.

As described above in detail, according to this embodiment, when a normal interrupt occurs, the processor operation information before the normal interrupt is saved

by writing, in the normal return address register 452, the original instruction address to which the processor will return from the break-interrupt

state. In addition, whether a break-interrupt has occurred is set in the flag register 456. In returning from the interrupt, which one of addresses of the return address registers 452

and 455 is to be used is determined by referring to the value of the flag register 456.

According to this construction, even within the interrupt inhibition periods immediately after the interrupt operation by a normal interrupt and immediately before interrupt

return, when a write in the normal return address register 452, the normal previous state register 453, and the normal factor register 454 is inhibited, the break return address can

be written in the break return address register 455 different from the normal return address register 452. Hence, a

break-interrupt can occur even within the interrupt inhibition period by a normal interrupt. Additionally, the operation

information before the normal interrupt or break-interrupt can be accurately restored by referring to the value of the

flag register 456 in executing an interrupt return instruction. The second embodiment of the present invention will be

## Second Embodiment

FIG. 9 is a block diagram showing the construction of an interrupt control apparatus according to the second embodiment. In FIG. 9, the same reference numerals as in FIG. 6

denote the same blocks as in FIG. 6, respectively, and a detailed description thereof will be omitted.

In the second embodiment shown in FIG. 9, in addition to registers 451 to 457 shown in FIG. 6, a break previous state

register (BPSR) 458 for holding the processor state before a break-interrupt is provided.

In this embodiment, the normal return address register 452, the normal previous state register 453, and the normal factor register 454 constitute the first information holding

section of the present invention, and the break return address register 455 and the break previous state register 458 constitute the second information holding section of the present

invention. The flag register 456 constitutes the return operation specifying section of the present invention.

The operation of the interrupt control apparatus shown in FIG. 9 will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201→normal

interrupt state 202→normal state 201.

When the processor in the normal state 201 transits to the normal interrupt state 202 due to a normal interrupt, the same operation as that of the interrupt control apparatus

shown in FIG. 6 is performed.

When the processor is in the normal interrupt state 202, and an instruction fetch controller 421, an instruction execu-

tion controller 432, or an interrupt return controller 434 detects a break-interrupt 215, a break-interrupt controller

442 is notified of the break-interrupt by a break-interrupt notification signal 478 from the instruction fetch controller

421, a break-interrupt notification signal 485 from the instruction execution controller 432, or a break-interrupt

notification signal 487 from the breakpoint controller 433. When receiving the break-interrupt notification from the

instruction fetch controller 421, the instruction execution controller 432, or the breakpoint controller 433, the break-

interrupt controller 442 controls an instruction fetch section 420 and a register section 450 to perform processing as

follows. First, the break-interrupt controller 442 reads out the

currently indicated instruction address value 489 from a program counter 422, writes the read-out instruction address

value 489 in the break return address register 455, and also writes "1" in the flag register 456. The break-interrupt

controller 442 also sets the address value in the program counter 422. By processing as described

above, the processor transits from the normal interrupt state 202 to the break-interrupt state 204.

The processor which has transitioned to the break-interrupt state 204 reads out an instruction word 472 of the interrupt

handler to the instruction fetch controller 421 in accordance with the start address 477 of the interrupt handler, which is

set in the program counter 422, temporarily holds the read-out instruction word in an instruction word register

423, and then supplies the read-out instruction word 473 to an instruction word decoder 431.

The instruction word decoder 431 decodes a received instruction word 473 and supplies the instruction to the

instruction execution controller 432 or interrupt return controller 434 in accordance with the decoding result. The

controller which has received the instruction executes processing in accordance with the received instruction. An

instruction execution section 430 repeats the operation of executing the instruction word 473 sequentially supplied

toward the final address of the interrupt handler. When processing of the interrupt handler corresponding

to the break-interrupt is ended, the processor executes a break-interrupt return instruction read out from a memory 410 and

supplies to the instruction word decoder 431 by the instruction fetch section 420 is decoded by the instruction word

decoder 431 and determined as an interrupt return instruction. In accordance with this determination, the instruction

word decoder 431 supplies the interrupt return instruction to the interrupt return controller 434.

When receiving the interrupt return instruction, the interrupt return controller 434 refers to the flag register 456 in the

register section 450 and determines whether the flag register 456 has the value "1" representing the break-interrupt state

If the value of the flag register 456 is "1", the interrupt return controller 434 controls the instruction fetch section 420 and

the register section 450 to perform processing as follows. First, the interrupt return controller 434 writes "0" in the

flag register 456 and simultaneously reads out the value of

	Docum ent ID	U	Title	Current OR
101	US 61191 95 A	<input checked="" type="checkbox"/>	Virtualizing serial bus information point by address mapping via a parallel port	710/310
102	US 60921 80 A	<input type="checkbox"/>	Method for measuring latencies by randomly selected sampling of the instructions while the instruction are executed	712/200
103	US 60761 46 A	<input checked="" type="checkbox"/>	Cache holding register for delayed update of a cache line into an instruction cache	711/125
104	US 60651 06 A	<input checked="" type="checkbox"/>	Resuming normal execution by restoring without refetching instructions in multi-word instruction register interrupted by debug instructions loading and processing	712/24
105	US 60651 05 A	<input checked="" type="checkbox"/>	Dependency matrix	712/23
106	US 60556 49 A	<input checked="" type="checkbox"/>	Processor test port with scan chains and data streaming	714/30
107	US 60473 51 A	<input checked="" type="checkbox"/>	Jitter free instruction execution	710/266
108	US 60444 51 A	<input checked="" type="checkbox"/>	VLIW processor with write control unit for allowing less write buses than functional units	712/24
109	US 60442 22 A	<input checked="" type="checkbox"/>	System, method, and program product for loop instruction scheduling hardware lookahead	717/156
110	US 60383 96 A	<input checked="" type="checkbox"/>	Compiling apparatus and method for a VLIW system computer and a recording medium for storing compile execution programs	717/161
111	US 60165 40 A	<input checked="" type="checkbox"/>	Method and apparatus for scheduling instructions in waves	712/214
112	US 60063 24 A	<input checked="" type="checkbox"/>	High performance superscalar alignment unit	712/204
113	US 60028 80 A	<input checked="" type="checkbox"/>	VLIW processor with less instruction issue slots than functional units	712/24
114	US 59833 21 A	<input checked="" type="checkbox"/>	Cache holding register for receiving instruction packets and for providing the instruction packets to a predecode unit and instruction cache	711/125
115	US 59789 07 A	<input checked="" type="checkbox"/>	Delayed update register for an array	712/239
116	US 59745 37 A	<input checked="" type="checkbox"/>	Guard bits in a VLIW instruction control routing of operations to functional units allowing two issue slots to specify the same functional unit	712/215
117	US 59681 67 A	<input checked="" type="checkbox"/>	Multi-threaded data processing management system	712/225
118	US 59665 30 A	<input checked="" type="checkbox"/>	Structure and method for instruction boundary machine state restoration	712/244
119	US 59648 67 A	<input checked="" type="checkbox"/>	Method for inserting memory prefetch operations based on measured latencies in a program optimizer	712/219
120	US 59580 48 A	<input checked="" type="checkbox"/>	Architectural support for software pipelining of nested loops	712/241
121	US 59500 07 A	<input checked="" type="checkbox"/>	Method for compiling loops containing prefetch instructions that replaces one or more actual prefetches with one virtual prefetch prior to loop scheduling and unrolling	717/161
122	US 59430 64 A	<input checked="" type="checkbox"/>	Apparatus for processing multiple types of graphics data for display	345/546
123	US 59419 83 A	<input checked="" type="checkbox"/>	Out-of-order execution using encoded dependencies between instructions in queues to determine stall values that control issuance of instructions from the queues	712/214



same operation as that of the interrupt control apparatus shown in FIG. 6 is performed.

When the processor is in the normal interrupt state 202, and an instruction fetch controller 421, an instruction execution controller 432, or an interrupt return controller 434 decides a break-interrupt 215, a break-interrupt controller 442 is notified of the break-interrupt by a break-interrupt notification signal 478 from the instruction fetch controller 421, a break-interrupt notification signal 485 from the instruction execution controller 432, or a break-interrupt notification signal 487 from the breakpoint controller 433. When receiving the break-interrupt notification from the instruction fetch controller 421, the instruction execution controller 432, or the breakpoint controller 433, the break-interrupt controller 442 controls an instruction fetch section 420 and the register section 450 to perform processing as follows.

First, the break-interrupt controller 442 reads out the currently indicated instruction address value 489 from a program counter 422, writes the read-out instruction address value 489 in the break return address register 455, and also writes "1" in the flag register 456. The break-interrupt controller 442 also writes the factor of the break-interrupt in the break factor register 459.

Next, the break-interrupt controller 442 writes, in the present state register 457, the processor state that has transitioned in accordance with the break-interrupt. The break-interrupt controller 442 also supplies a start address 477 of the instruction fetch section 420 and sets the address value in the program counter 422. By processing as described above, the processor transits from the normal interrupt state 202 to the break-interrupt state 204.

The processor which has transitioned to the break-interrupt state 204 reads out an instruction word 472 of the interrupt handler to the instruction fetch controller 421 in accordance with the start address 477 of the interrupt handler, which is set in the program counter 422, temporarily holds the read-out instruction word in an instruction word register 423, and then supplies the read-out instruction word 473 to an instruction word decoder 431.

The instruction word decoder 431 decodes a received instruction word 473 and supplies the instruction to the instruction execution controller 432 or interrupt return controller 434 in accordance with the decoding result. The controller which has received the instruction executes processing in accordance with the received instruction. An instruction execution section 430 repeats the operation of executing the instruction word 473 sequentially supplied toward the final address of the interrupt handler.

When processing of the interrupt handler corresponding to the break-interrupt is ended, the processor executes a break-interrupt return instruction 216. At this time, the interrupt return instruction read out from a memory 410 and supplied to the instruction word decoder 431 by the instruction fetch section 420 is decoded by the instruction word decoder 431 and determined as an interrupt return instruction. In accordance with this determination, the instruction word decoder 431 supplies the interrupt return instruction to the interrupt return controller 434.

When receiving the interrupt return instruction, the interrupt return controller 434 refers to the flag register 456 in the register section 450 and determines whether the flag register 456 has the value "1" representing the break-interrupt state. If the value of the flag register 456 is "1", the interrupt return controller 434 controls the instruction fetch section 420 and the register section 450 to perform processing as follows.

On the basis of an original instruction address 471 set in the program counter 422, sets the address value in the instruction fetch section 420, and instruction address to the instruction fetch section 420, and an original instruction address 475 to which the processor will return from the break-interrupt state, supplies the instruction address to the instruction fetch section 420, and

reads out the instruction word 472 of the interrupt handler corresponding to the normal interrupt from the memory 410, temporarily holds the instruction word in the instruction word register 423, and then supplies the instruction word to the instruction execution section 430. Thus, the processor returns from the break-interrupt state 204 to the normal interrupt state 202. The operation at this time is the same as that of the interrupt control apparatus shown in FIG. 6.

As described above, in the second embodiment, in addition to the operation of the above-described first embodiment, when a break-interrupt occurs, the processor state before the break-interrupt is written in the break previous state register 458.

According to this construction, a break-interrupt can occur even within the interrupt inhibition period by a normal interrupt, and additionally, the processor state before the interrupt can be held even for the break-interrupt. In returning from the break-interrupt, the previous processor state can be easily restored only by referring to the value of one register.

### Third Embodiment

The third embodiment of the present invention will be described next.

FIG. 10 is a block diagram showing the construction of an interrupt control apparatus according to the third embodiment. In FIG. 10, the same reference numerals as in FIG. 6 denote the same blocks as in FIG. 6, respectively, and a detailed description thereof will be omitted.

In the third embodiment shown in FIG. 10, in addition to the registers 451 to 457 shown in FIG. 6, a break factor register (BEFR) 459 for holding the factor (instruction breakpoint, data breakpoint, software breakpoint, or step execution) of a break-interrupt is provided.

In this embodiment, the normal return address register 452, the normal previous state register 453, and the normal factor register 454 constitute the first information holding section of the present invention, and the break return address register 455 and the break factor register 459 constitute the second information holding section of the present invention. The flag register 456 constitutes the return operation specifying section of the present invention.

The operation of the interrupt control apparatus shown in FIG. 10 will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201→normal interrupt state 202→break-interrupt state 204→normal interrupt state 202→normal state 201.

When the processor in the normal state 201 transits to the normal interrupt state 202 due to a normal interrupt, the



	Docum ent ID	U	Title	Current OR
124	US 59319 39 A	<input checked="" type="checkbox"/>	Read crossbar elimination in a VLIW processor	712/24
125	US 59250 97 A	<input checked="" type="checkbox"/>	Directly programmable distribution element	709/200
126	US 59238 63 A	<input checked="" type="checkbox"/>	Software mechanism for accurately handling exceptions generated by instructions scheduled speculatively due to branch elimination	712/216
127	US 59130 49 A	<input checked="" type="checkbox"/>	Multi-stream complex instruction set microprocessor	712/215
128	US 58871 74 A	<input checked="" type="checkbox"/>	System, method, and program product for instruction scheduling in the presence of hardware lookahead accomplished by the rescheduling of idle slots	717/161
129	US 58840 60 A	<input checked="" type="checkbox"/>	Processor which performs dynamic instruction scheduling at time of execution within a single clock cycle	712/215
130	US 58782 67 A	<input checked="" type="checkbox"/>	Compressed instruction format for use in a VLIW processor and processor for processing such instructions	712/24
131	US 58782 55 A	<input checked="" type="checkbox"/>	Update unit for providing a delayed update to a branch prediction array	712/240
132	US 58623 99 A	<input checked="" type="checkbox"/>	Write control unit	712/24
133	US 58527 41 A	<input checked="" type="checkbox"/>	VLIW processor which processes compressed instruction format	712/24
134	US 58357 76 A	<input checked="" type="checkbox"/>	Method and apparatus for instruction scheduling in an optimizing compiler for minimizing overhead instructions	717/161
135	US 58322 49 A	<input checked="" type="checkbox"/>	High performance superscalar alignment unit	712/204
136	US 58260 54 A	<input checked="" type="checkbox"/>	Compressed Instruction format for use in a VLIW processor	712/213
137	US 58225 79 A	<input checked="" type="checkbox"/>	Microprocessor with dynamically controllable microcontroller condition selection	712/245
138	US 58225 59 A	<input checked="" type="checkbox"/>	Apparatus and method for aligning variable byte-length instructions to a plurality of issue positions	712/214
139	US 58225 58 A	<input checked="" type="checkbox"/>	Method and apparatus for predecoding variable byte-length instructions within a superscalar microprocessor	712/213
140	US 58190 88 A	<input checked="" type="checkbox"/>	Method and apparatus for scheduling instructions for execution on a multi-issue architecture computer	717/149
141	US 58190 59 A	<input checked="" type="checkbox"/>	Predecode unit adapted for variable byte-length instruction set processors and method of operating the same	712/213
142	US 58190 57 A	<input checked="" type="checkbox"/>	Superscalar microprocessor including an instruction alignment unit with limited dispatch to decode units	712/204
143	US 58156 96 A	<input checked="" type="checkbox"/>	Pipeline processor including interrupt control system for accurately perform interrupt processing even applied to VLIW and delay branch instruction in delay slot	712/233
144	US 58025 75 A	<input checked="" type="checkbox"/>	Hit bit for indicating whether load buffer entries will hit a cache when they reach buffer head	711/144
145	US 57940 29 A	<input checked="" type="checkbox"/>	Architectural support for execution control of prologue and epilogue periods of loops in a VLIW processor	712/241
146	US 57940 03 A	<input checked="" type="checkbox"/>	Instruction cache associative crossbar switch system	712/215

same operation as that of the interrupt control apparatus shown in FIG. 6 is performed.

When the processor is in the normal interrupt state 202, and an instruction fetch controller 421, an instruction execution controller 432, or an interrupt return controller 434 detects a break-interrupt 215, a break-interrupt controller 442 is notified of the break-interrupt by a break-interrupt notification signal 478 from the instruction fetch controller 421, a break-interrupt notification signal 485 from the instruction execution controller 432, or a break-interrupt notification signal 487 from the breakpoint controller 433. When receiving the break-interrupt notification from the instruction fetch controller 421, the instruction execution controller 432, or the breakpoint controller 433, the processor returns from the break-interrupt state 204 to the normal interrupt state 202. The instruction execution section 430 executes the remaining part of processing of the interrupt handler corresponding to the normal interrupt.

First, the interrupt return controller 434 writes "0" in the flag register 456. The interrupt return controller 434 also reads out, from the break return address register 455, an original instruction address 475 to which the processor will return from the break-interrupt state, supplies the instruction address to the instruction fetch section 420, and sets the address value in the program counter 422.

On the basis of an original instruction address 471 set in the program counter 422, the instruction fetch controller 421 reads out the instruction word 472 of the interrupt handler corresponding to the normal interrupt from the memory 410, temporarily holds the instruction word in the instruction word register 423, and then supplies the instruction word to the instruction execution section 430. Thus, the processor returns from the break-interrupt state 204 to the normal interrupt state 202. The instruction execution section 430 executes the remaining part of processing of the interrupt handler corresponding to the normal interrupt.

When processing of the interrupt handler corresponding to the normal interrupt is ended in the normal interrupt state 202, the processor executes a normal interrupt return instruction 212 and returns from the normal interrupt state 202 to the normal state 201. The operation at this time is the same as that of the interrupt control apparatus shown in FIG. 6. As described above, in the third embodiment, in addition to the operation of the above-described first embodiment, when a break-interrupt occurs, the factor of the break-interrupt is written in the break factor register 459. According to this construction, a break-interrupt can occur even within the interrupt inhibition period by a normal interrupt, and additionally, the interrupt factor can be held even for the break-interrupt. For this reason, in a break-interrupt handler, not only predetermined specific processing but also appropriate interrupt processing corresponding to the interrupt factor can be performed.

#### Fourth Embodiment

The fourth embodiment of the present invention will be described next. FIG. 11 is a block diagram showing the construction of an interrupt control apparatus according to the fourth embodiment. In FIG. 11, the same reference numerals as in FIGS. 6, 9, and 10, respectively, and a detailed description thereof will be omitted.

In the fourth embodiment shown in FIG. 11, in addition to the registers 451 to 457 shown in FIG. 6, a break previous state register 458 and a break factor register 459 are provided.

In this embodiment, the normal return address register 452, the normal previous state register 453, and the normal factor register 454 constitute the first information holding section of the present invention, and the break return address register 455, the break previous state register 458, and the break factor register 459 constitute the second information holding section of the present invention.

The flag register 456 constitutes the return operation specifying section of the present invention. The operation of the interrupt control apparatus shown in FIG. 11 will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201→normal interrupt state 202→break-interrupt state 204→normal interrupt state 202→normal state 201.

When the processor in the normal state 201 transits to the normal interrupt state 202 due to a normal interrupt, the

When processing of the interrupt handler corresponding to the break-interrupt is ended, the processor executes a break-interrupt return instruction 216. At this time, the interrupt return instruction read out from a memory 410 and supplied to the instruction word decoder 431 by the instruction fetch section 420 is decoded by the instruction word decoder 431 and determined as an interrupt return instruction. In accordance with this determination, the instruction word decoder 431 supplies the interrupt return instruction to the interrupt return controller 434.

The processor which has transited to the break-interrupt state 204 reads out an instruction word 472 of the interrupt handler to the instruction fetch controller 421 in accordance with the start address 477 of the interrupt handler, which is set in the program counter 422, temporarily holds the read-out instruction word in an instruction word register 423, and then supplies the read-out instruction word 473 to an instruction word decoder 431. The instruction word decoder 431 decodes a received instruction word 473 and supplies the instruction to the instruction execution controller 432 or the interrupt return controller 434 in accordance with the decoding result. The controller which has received the instruction executes processing in accordance with the received instruction. An instruction execution section 430 repeats the operation of executing the instruction word 473 sequentially supplied toward the final address of the interrupt handler.

When receiving the interrupt return instruction, the interrupt return controller 434 refers to the flag register 456 in the

	Docum ent ID	U	Title	Current OR
147	US 57873 02 A	<input checked="" type="checkbox"/>	Software for producing instructions in a compressed format for a VLIW processor	712/24
148	US 57614 75 A	<input checked="" type="checkbox"/>	Computer processor having a register file with reduced read and/or write port bandwidth	712/218
149	US 57519 85 A	<input checked="" type="checkbox"/>	Processor structure and method for tracking instruction status to maintain precise state	712/218
150	US 57457 29 A	<input checked="" type="checkbox"/>	Methods and apparatuses for servicing load instructions	711/131
151	US 57129 99 A	<input checked="" type="checkbox"/>	Address generator employing selective merge of two independent addresses	711/211
152	US 56995 36 A	<input checked="" type="checkbox"/>	Computer processing system employing dynamic instruction formatting	712/216
153	US 56921 39 A	<input checked="" type="checkbox"/>	VLIW processing device including improved memory for avoiding collisions without an excessive number of ports	710/316
154	US 56734 26 A	<input checked="" type="checkbox"/>	Processor structure and method for tracking floating-point exceptions	712/244
155	US 56597 21 A	<input checked="" type="checkbox"/>	Processor structure and method for checkpointing instructions to maintain precise state	712/228
156	US 56551 33 A	<input checked="" type="checkbox"/>	Massively multiplexed superscalar Harvard architecture computer	712/23
157	US 56551 15 A	<input checked="" type="checkbox"/>	Processor structure and method for watchpoint of plural simultaneous unresolved branch evaluation	712/239
158	US 56550 96 A	<input checked="" type="checkbox"/>	Method and apparatus for dynamic scheduling of instructions to ensure sequentially coherent data in a processor employing out-of-order execution	712/200
159	US 56511 24 A	<input checked="" type="checkbox"/>	Processor structure and method for aggressively scheduling long latency instructions including load/store instructions while maintaining precise state	712/215
160	US 56491 36 A	<input checked="" type="checkbox"/>	Processor structure and method for maintaining and restoring precise state at any instruction boundary	712/244
161	US 56447 80 A	<input checked="" type="checkbox"/>	Multiple port high speed register file with interleaved write ports for use with very long instruction word (vlin) and n-way superscalar processors	712/23
162	US 56447 42 A	<input checked="" type="checkbox"/>	Processor structure and method for a time-out checkpoint	712/244
163	US 56405 88 A	<input checked="" type="checkbox"/>	CPU architecture performing dynamic instruction scheduling at time of execution within single clock cycle	712/23
164	US 56340 23 A	<input checked="" type="checkbox"/>	Software mechanism for accurately handling exceptions generated by speculatively scheduled instructions	712/244
165	US 56340 04 A	<input checked="" type="checkbox"/>	Directly programmable distribution element	710/317
166	US 56279 82 A	<input checked="" type="checkbox"/>	Apparatus for simultaneously scheduling instructions from plural instruction stream into plural instruction executions units	712/206
167	US 56279 81 A	<input checked="" type="checkbox"/>	Software mechanism for accurately handling exceptions generated by instructions scheduled speculatively due to branch elimination	712/235
168	US 56196 65 A	<input checked="" type="checkbox"/>	Method and apparatus for the transparent emulation of an existing instruction-set architecture by an arbitrary underlying instruction-set architecture	712/208
169	US 55985 46 A	<input checked="" type="checkbox"/>	Dual-architecture super-scalar pipeline	712/209

In this embodiment, a normal return address register 452,

a normal previous state register 453, and a normal factor

register 454 constitute the first information holding section

of the present invention, and a break return address register

455 constitutes the second information holding section of

the present invention.

FIG. 13 is a representation showing the instruction form

of an interrupt return instruction according to this embod-

iment.

Referring to FIG. 13, reference numeral 101 denotes a

field representing an instruction code; and 102 denotes a

field representing an operand. In this embodiment, the

instruction code 101 means an interrupt return instruction,

and the value of the operand 102 means whether a break-

interrupt state is set. The operand 102 having the value "0"

means return from a normal interrupt state, and the value "1"

means return from a break-interrupt state.

The interrupt return instruction shown in FIG. 13 is

prepared at the end of each of an interrupt handler for a

normal interrupt and an interrupt handler for a break-

interrupt. The value of the operand 102 of the interrupt

return instruction for a normal interrupt is set to "0", and the

value of the operand 102 of the interrupt return instruction

for a break-interrupt is set to "1". The operand 102 of the

interrupt return instruction constitutes the return operation

specifying section of the present invention.

FIG. 12 will be described next by exemplifying the proce-

ssor state transition shown in FIG. 7: normal state 201→nor-

mal interrupt state 202→break-interrupt state 204→normal

interrupt state 202→normal state 201.

When the processor in the normal state 201 transits to the

same operation as that of the interrupt control apparatus

shown in FIG. 6 is performed.

When the processor is in the normal interrupt state 202,

and an instruction fetch controller 421, an instruction execu-

tion controller 432, or an interrupt return controller 434

decides a break-interrupt 215, a break-interrupt controller

442 is notified of the break-interrupt by a break-interrupt

notification signal 478 from the instruction fetch controller

421, a break-interrupt notification signal 485 from the

instruction execution controller 432, or a break-interrupt

notification signal 487 from the breakpoint controller 433.

When receiving the break-interrupt notification from the

instruction fetch controller 421, the instruction execution

controller 432, or the breakpoint controller 433, the break-

interrupt controller 442 controls an instruction fetch section

420 and register section 450 to perform processing as

follows.

First, the break-interrupt controller 442 reads out the

currently indicated instruction address value 489 from a

program counter 422 and writes the read-out instruction

address value 489 in the break return address register 455.

Next, the break-interrupt controller 442 writes, in the

present state register 457, the processor state that has tran-

sited in accordance with the break-interrupt. The break-

interrupt controller 442 also supplies a start address 477 of

the instruction fetch section 420 and sets the address value

in the program counter 422. By processing as described

above, the processor transits from the normal interrupt state

202 to the break-interrupt state 204.

The processor which has transited to the break-interrupt

state 204 reads out an instruction word 472 of the interrupt

register section 450 and determines whether the flag register

456 has the value "1" representing the break-interrupt state.

If the value of the flag register 456 is "1", the interrupt return

controller 434 controls the instruction fetch section 420 and

register section 450 to perform processing as follows.

First, the interrupt return controller 434 writes "0" in the

flag register 456 and simultaneously reads out the value of

the present state register 457. The interrupt return controller

434 also reads out, from the break return address register

455, an original instruction address 475 to which the pro-

cessor will return from the break-interrupt state, supplies the

instruction address to the instruction fetch section 420, and

sets the address value in the program counter 422.

On the basis of an original instruction address 471 set in

the program counter 422, the instruction fetch controller 421

reads out the instruction word 472 of the interrupt handler

corresponding to the normal interrupt from the memory 410,

temporarily holds the instruction word in the instruction

word register 423, and then supplies the instruction word to

the instruction execution section 430. Thus, the processor

returns from the break-interrupt state 204 to the normal

interrupt state 202. The instruction execution section 430

executes the remaining part of processing of the interrupt

handler corresponding to the normal interrupt.

When processing of the interrupt handler corresponding

to the normal interrupt is ended in the normal interrupt state

202, the processor executes a normal interrupt return instruc-

tion 212 and returns from the normal interrupt state 202 to

the normal state 201. The operation at this time is the same

as that of the interrupt control apparatus shown in FIG. 6.

As described above, in the fourth embodiment, in addition

to the operation of the above-described first embodiment,

when a break-interrupt occurs, the processor state before the

break-interrupt is written in the break previous state register

458, and the factor of the break-interrupt is written in the

break factor register 459.

According to this construction, a break-interrupt can

occur even within the interrupt inhibition period by a normal

interrupt. In addition, even in a break-interrupt handler, the

previous processor state can be easily restored only in

returning from the break-interrupt, and appropriate interrupt

processing corresponding to the break-interrupt factor can

be performed.

The fifth embodiment of the present invention will be

described next.

FIG. 12 is a block diagram showing the construction of an

interrupt control apparatus according to the fifth embod-

iment. In FIG. 12, the same reference numerals as in FIG. 6

denote the same blocks as in FIG. 6, respectively, and a

detailed description thereof will be omitted.

Referring to FIG. 12, an interrupt return controller 434

executes a return operation from an interrupt state, like the

interrupt return controller 434 shown in FIG. 6. The interrupt

return controller 434 of this embodiment specifies whether

the operation is a return operation from a normal interrupt

state or a return operation from a break-interrupt state on the

basis of information in the interrupt return instruction and

restores operation information before the interrupt.

Additionally, in this embodiment, the flag register 456

used in the first to fourth embodiments is omitted, and

instead, an interrupt return instruction (to be described later)

contains information on whether a break-interrupt state is

set.

	Docum ent ID	U	Title	Current OR
170	US 55749 39 A	<input checked="" type="checkbox"/>	Multiprocessor coupling system with integrated compile and run time scheduling for parallelism	712/24
171	US 55600 28 A	<input checked="" type="checkbox"/>	Software scheduled superscalar computer architecture	712/23
172	US 55553 84 A	<input checked="" type="checkbox"/>	Rescheduling conflicting issued instructions by delaying one conflicting instruction into the same pipeline stage as a third non-conflicting instruction	712/216
173	US 55420 58 A	<input checked="" type="checkbox"/>	Pipelined computer with operand context queue to simplify context-dependent execution flow	713/502
174	US 55375 61 A	<input checked="" type="checkbox"/>	Processor	712/23
175	US 54887 29 A	<input checked="" type="checkbox"/>	Central processing unit architecture with symmetric instruction scheduling to achieve multiple instruction launch and execution	712/209
176	US 54887 09 A	<input checked="" type="checkbox"/>	Cache including decoupling register circuits	711/118
177	US 54817 36 A	<input checked="" type="checkbox"/>	Computer processing element having first and second functional units accessing shared memory output port on prioritized basis	712/23
178	US 54715 93 A	<input checked="" type="checkbox"/>	Computer processor with an efficient means of executing many instructions simultaneously	712/235
179	US 54715 91 A	<input checked="" type="checkbox"/>	Combined write-operand queue and read-after-write dependency scoreboard	712/217
180	US 54505 56 A	<input checked="" type="checkbox"/>	VLIW processor which uses path information generated by a branch control unit to inhibit operations which are not on a correct path	712/235
181	US 54349 72 A	<input checked="" type="checkbox"/>	Network for determining route through nodes by directing searching path signal arriving at one port of node to another port receiving free path signal	709/238
182	US 54308 51 A	<input checked="" type="checkbox"/>	Apparatus for simultaneously scheduling instruction from plural instruction streams into plural instruction execution units	712/212
183	US 54288 11 A	<input checked="" type="checkbox"/>	Interface between a register file which arbitrates between a number of single cycle and multiple cycle functional units	712/23
184	US 54045 55 A	<input checked="" type="checkbox"/>	Macro instruction set computer architecture	712/36
185	US 54044 69 A	<input checked="" type="checkbox"/>	Multi-threaded microprocessor architecture utilizing static interleaving	712/215
186	US 53553 35 A	<input checked="" type="checkbox"/>	Semiconductor memory device having a plurality of writing and reading ports for decreasing hardware amount	365/189 .04
187	US 53296 30 A	<input checked="" type="checkbox"/>	System and method using double-buffer preview mode	711/173
188	US 53135 51 A	<input checked="" type="checkbox"/>	Multiport memory bypass under software control	711/149
189	US 52993 21 A	<input checked="" type="checkbox"/>	Parallel processing device to operate with parallel execute instructions	712/212
190	US H0012 91 H	<input checked="" type="checkbox"/>	Microprocessor in which multiple instructions are executed in one clock cycle by providing separate machine bus access to a register file for different types of instructions	712/23
191	US 51971 37 A	<input checked="" type="checkbox"/>	Computer architecture for the concurrent execution of sequential programs	718/107
192	US 51682 76 A	<input checked="" type="checkbox"/>	Automatic A/D converter operation using a programmable control table	341/141

interrupt return controller 434 controls the instruction fetch section 420 and the register section 450 to start the normal interrupt return operation. In this normal interrupt return operation, the same operation as that of the interrupt control apparatus shown in FIG. 6 is performed, and the normal interrupt state 202 transits to the normal state 201.

As described above, according to the fifth embodiment, when a normal interrupt occurs, the processor operation information before the normal interrupt is saved by writing, in the normal return address register 452, the original instruction address to which the processor will return from the normal interrupt state. When a break-interrupt occurs, the processor operation information before the break-interrupt is saved by writing, in the break return address register 455, the original instruction address to which the processor will return from the break-interrupt state. In addition, an interrupt return instruction whose operand 102 has the value "0" is prepared at the end of an interrupt handler corresponding to a normal interrupt, and an interrupt return instruction whose operand 102 has the value "1" is prepared at the end of an interrupt handler corresponding to a break-interrupt. In returning from the interrupt, the address to be used, i.e., the address in the return address register 452 or 455 is determined by referring to the value of the operand 102.

According to this construction, even within the interrupt inhibition periods immediately after the interrupt operation by a normal interrupt and immediately before interrupt return, the break return address can be written in the break return address register 455 different from the normal return address register 452. Hence, a break-interrupt can occur even within the interrupt inhibition period by a normal interrupt. Additionally, the operation information before the normal interrupt or break-interrupt can be accurately restored by referring to the value of the operand 102 of an interrupt return instruction in executing the interrupt return instruction. Furthermore, since not a register but the operand 102 in the interrupt return instruction has an identifier representing return from the normal interrupt state or return from the break-interrupt state, the processor operation information before the interrupt can be restored with a minimum hardware resource.

#### Sixth Embodiment

The sixth embodiment of the present invention will be described next.

FIG. 14 is a block diagram showing the construction of an interrupt control apparatus according to the sixth embodiment. In FIG. 14, the same reference numerals as in FIGS. 6, 9, and 12 denote the same blocks as in FIGS. 6, 9, and 12, respectively, and a detailed description thereof will be omitted.

In this embodiment, an interrupt return instruction shown in FIG. 13 contains information on whether a break-interrupt is set, like in the fifth embodiment shown in FIG. 12. In this embodiment, a normal return address register 452, a normal previous state register 453, and a normal factor register 454 constitute the first information holding section of the present invention, and a break return address register 455 and a break previous state register 458 constitute the second information holding section of the present invention. The interrupt return instruction is prepared at the end of either of an interrupt handler for a normal interrupt and an interrupt handler for a break-interrupt. The value of an operand 102 of the interrupt return instruction for a normal interrupt is set to "0", and the value of the operand 102 of

handler to the instruction fetch controller 421 in accordance with the start address 477 of the interrupt handler, which is set in the program counter 422, temporarily holds the read-out instruction word 473 to an instruction word register 423, and then supplies the read-out instruction word 473 to the instruction word decoder 431 decodes a received

instruction word 473 and supplies the instruction to the instruction execution controller 432 or the interrupt return controller 434 in accordance with the decoding result. The controller 434 which has received the instruction executes processing in accordance with the received instruction. An interrupt return instruction section 430 repeats the operation of executing the instruction word 473 sequentially supplied toward the final address of the interrupt handler. When processing of the interrupt handler corresponding to the break-interrupt is ended, the processor executes a break-interrupt return instruction 216. At this time, the interrupt return instruction read out from a memory 410 and supplied to the instruction word decoder 431 by the instruction fetch section 420 is decoded by the instruction word decoder 431 and determined as an interrupt return instruction. In accordance with this determination, the instruction word decoder 431 supplies the interrupt return instruction to the instruction fetch controller 434. If the operand 102 has the value "1", the value is "1". If the operand 102 has the value "1", the value is "1". If the operand 102 has the value "1", the value is "1".

First, the interrupt return controller 434 reads out, from the break return address register 455, an original instruction address 475 to which the processor will return from the break-interrupt state, supplies the instruction address to the instruction fetch section 420, and sets the address value in the program counter 422. On the basis of an original instruction address 471 set in the program counter 422, the instruction fetch controller 421 reads out the instruction word 477 of the interrupt handler corresponding to the normal interrupt from the memory 410, temporarily holds the instruction word in the instruction word register 423, and then supplies the instruction word to the instruction execution section 430. Thus, the processor returns from the break-interrupt state 204 to the normal interrupt state 202. The instruction execution section 430 executes the remaining part of processing of the interrupt handler corresponding to the normal interrupt.

When processing of the interrupt handler corresponding to the normal interrupt is ended in the normal interrupt state 202, the processor executes a normal interrupt return instruction 212. At this time, the interrupt return instruction read out from the memory 410 and supplied to the instruction word decoder 431 by the instruction fetch section 420 is decoded by the instruction word decoder 431 and determined as an interrupt return instruction. In accordance with this determination, the instruction word decoder 431 supplies the interrupt return instruction to the interrupt return controller 434. When receiving the interrupt return instruction, the interrupt return controller 434 refers to the operand 102 of the received interrupt return instruction and determines whether the value is "1". In this case, the operand 102 has the value "0" representing return from the normal interrupt state. The

	Docum ent ID	U	Title	Current OR
193	US 48456 59 A	<input checked="" type="checkbox"/>	Accelerated validity response permitting early issue of instructions dependent upon outcome of floating point operations	712/222
194	US 46269 85 A	<input checked="" type="checkbox"/>	Single-chip microcomputer with internal time-multiplexed address/data/interrupt bus	712/40
195	US 43251 20 A	<input checked="" type="checkbox"/>	Data processing system	711/202
196	US 40178 40 A	<input checked="" type="checkbox"/>	Method and apparatus for protecting memory storage location accesses	711/164
197	US 39163 84 A	<input checked="" type="checkbox"/>	Communication switching system computer memory control arrangement	711/149
198	US 39161 12 A	<input checked="" type="checkbox"/>	Stored program control with memory work area assignment in a communication switching system	379/244
199	US 38454 25 A	<input checked="" type="checkbox"/>	METHOD AND APPARATUS FOR PROVIDING CONDITIONAL AND UNCONDITIONAL ACCESS TO PROTECTED MEMORY STORAGE LOCATIONS	711/152

the interrupt return instruction for a break-interrupt is set to "1". The operand 102 of the interrupt return instruction consists of the return operation specifying section of the present invention.

The operation of the interrupt control apparatus shown in FIG. 14 will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201→normal interrupt state 202→break-interrupt state 204→normal

When the processor in the normal state 201 transits to the normal interrupt state 202 due to a normal interrupt, the same operation as that of the interrupt control apparatus shown in FIG. 6 is performed.

When the processor is in the normal interrupt state 202, and an instruction fetch control 421, an instruction execution control 432, or an interrupt return control 434 detects a break-interrupt 215, a break-interrupt controller 442 is notified of the break-interrupt by a break-interrupt notification signal 478 from the instruction fetch controller 421, a break-interrupt notification signal 485 from the instruction execution controller 432, or a break-interrupt notification signal 487 from the breakpoint controller 433.

When receiving the break-interrupt notification from the instruction fetch controller 421, the instruction execution controller 432, or the breakpoint controller 433, the break-interrupt controller 442 controls an instruction fetch section 420 and register section 450 to perform processing as follows.

First, the break-interrupt controller 442 reads out the currently indicated instruction address value 489 from a program counter 422 and writes the read-out instruction address value 489 in the break return address register 455. The break-interrupt controller 442 also reads out the processor state (normal interrupt state) before the break-interrupt from the present state register 457 and writes the read-out processor state in the break previous state register 458.

Next, the break-interrupt controller 442 writes, in the present state register 457, the processor state that has transited in accordance with the break-interrupt. The break-interrupt controller 442 also supplies a start address 477 of the instruction handler corresponding to the break-interrupt to the instruction fetch section 420 and sets the address value in the program counter 422. By processing as described above, the processor transits from the normal interrupt state 202 to the break-interrupt state 204.

The processor which has transited to the break-interrupt state 204 reads out an instruction word 472 of the interrupt handler to the instruction fetch controller 421 in accordance with the start address 477 of the interrupt handler, which is set in the program counter 422, temporarily holds the read-out instruction word in an instruction word register 423, and then supplies the read-out instruction word 473 to an instruction word decoder 431. The instruction word decoder 431 decodes a received instruction word 473 and supplies the instruction to the instruction execution controller 432 or interrupt return controller 434 in accordance with the decoding result. The controller which has received the instruction executes processing in accordance with the received instruction. An instruction execution section 430 repeats the operation of executing the instruction word 473 sequentially supplied toward the final address of the interrupt handler.

When processing of the interrupt handler corresponding to the break-interrupt is ended, the processor executes a break-interrupt return instruction 216. At this time, the

interrupt return instruction read out from a memory 410 and supplied to the instruction word decoder 431 by the instruction fetch section 420 is decoded by the instruction word decoder 431 and determined as an interrupt return instruction. In accordance with this determination, the instruction word decoder 431 supplies the interrupt return instruction to the interrupt return controller 434.

When receiving the interrupt return instruction, the interrupt return controller 434 reads out the value of the break previous state register 458 and writes the value in the present state register 457. The interrupt return controller 434 also reads out, from the break return address register 455, an original instruction address 475 to which the processor will return from the break-interrupt state, supplies the instruction address to the instruction fetch section 420, and sets the address value in the program counter 422.

On the basis of an original instruction address 471 set in the program counter 422, the instruction fetch controller 421 reads out the instruction word 472 of the interrupt handler corresponding to the normal interrupt from the memory 410, temporarily holds the instruction word in the instruction word register 423, and then supplies the instruction word to the instruction execution section 430. Thus, the processor returns from the break-interrupt state 204 to the normal interrupt state 202. The instruction execution section 430 executes the remaining part of processing of the interrupt handler corresponding to the normal interrupt.

When processing of the interrupt handler corresponding to the normal interrupt is ended in the normal interrupt state 202, the processor executes a normal interrupt return instruction 212 and returns from the normal interrupt state 202 to the normal state 201. The operation at this time is the same as that of the interrupt control apparatus shown in FIG. 12. As described above, in the sixth embodiment, in addition to the operation of the above-described fifth embodiment, when a break-interrupt occurs, the processor state before the break-interrupt is written in the break previous state register 458.

According to this constitution, a break-interrupt can occur even within the interrupt inhibition period by a normal interrupt, and additionally, the processor state before the interrupt can be held even for the break-interrupt. In returning from the break-interrupt, the previous processor state can be easily restored.

#### Seventh Embodiment

The seventh embodiment of the present invention will be described next.

FIG. 15 is a block diagram showing the constitution of an interrupt control apparatus according to the seventh embodiment. In FIG. 15, the same reference numerals as in FIGS. 6, 10, and 12 denote the same blocks as in FIGS. 6, 10, and 12, respectively, and a detailed description thereof will be omitted.

In this embodiment, an interrupt return instruction shown in FIG. 13 contains information on whether a break-interrupt state is set, like in the fifth embodiment shown in FIG. 12. In this embodiment, a normal return address register 452, a normal previous state register 453, and a normal factor



	Docum ent ID	U	Title	Current OR
1	US 20030 23264 8 A1	<input type="checkbox"/>	Videophone and videoconferencing apparatus and method for a video game console	463/40
2	US 20030 22978 0 A1	<input checked="" type="checkbox"/>	Multiconfigurable device masking shunt and method of use	713/153
3	US 20030 21289 7 A1	<input checked="" type="checkbox"/>	Method and system for maintaining secure semiconductor device areas	713/200
4	US 20030 21283 0 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251
5	US 20030 20640 9 A1	<input checked="" type="checkbox"/>	Miniature flashlight having replaceable battery pack and multiple operating modes	362/183
6	US 20030 20481 9 A1	<input checked="" type="checkbox"/>	Method of generating development environment for developing system LSI and medium which stores program therefor	716/1
7	US 20030 20463 6 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251
8	US 20030 20042 2 A1	<input checked="" type="checkbox"/>	Parallel processor	712/215
9	US 20030 20035 1 A1	<input checked="" type="checkbox"/>	Method frame storage using multiple memory circuits	719/315
10	US 20030 20034 3 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251
11	US 20030 20034 2 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251
12	US 20030 20033 9 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/250
13	US 20030 19607 6 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	712/234
14	US 20030 19599 1 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251
15	US 20030 19599 0 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251
16	US 20030 19598 9 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251
17	US 20030 19186 3 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251

repeats the operation of executing the instruction word 473 sequentially supplied toward the final address of the interrupt handler.

When processing of the interrupt handler corresponding

to the break-interrupt is ended, the processor executes a break-interrupt return instruction read out from a memory 410 and supplied to the instruction word decoder 431 by the instruction fetch section 420 is decoded by the instruction word decoder 431 and determined as an interrupt return instruction. In accordance with this determination, the instruction word decoder 431 supplies the interrupt return instruction to the interrupt return controller 434.

When receiving the interrupt return instruction, the interrupt return controller 434 refers to the operand 102 of the received interrupt return instruction and determines whether the value is "1". If the operand 102 has the value "1", the value is "1". If the operand 102 has the value "1", the value is "1". If the operand 102 has the value "1", the value is "1".

When the processor in the normal state 201 transits to the normal interrupt state 202 due to a normal interrupt, the same operation as that of the interrupt control apparatus shown in FIG. 6 is performed.

When the processor is in the normal interrupt state 202, and an instruction fetch controller 421, an instruction execution controller 432, or an interrupt return controller 434 detects a break-interrupt 215, a break-interrupt controller 442 is notified of the break-interrupt by a break-interrupt notification signal 478 from the instruction fetch controller 421, a break-interrupt notification signal 487 from the breakpoint controller 433, and then supplies the instruction word to the instruction execution section 430. Thus, the processor returns from the break-interrupt state 204 to the normal interrupt state 202.

The instruction execution section 430 executes the remaining part of processing of the interrupt handler corresponding to the normal interrupt.

When processing of the interrupt handler corresponding to the normal interrupt is ended in the normal interrupt state 202, the processor executes a normal interrupt return instruction 212 and returns from the normal interrupt state 202 to the normal state 201. The operation at this time is the same as that of the interrupt control apparatus shown in FIG. 12.

As described above, in the seventh embodiment, in addition to the operation of the above-described fifth embodiment, when a break-interrupt occurs, the factor of the break-interrupt is written in the break factor register 459. According to this construction, a break-interrupt can occur even within the interrupt inhibition period by a normal interrupt, and additionally, the interrupt factor can be held even for the break-interrupt. For this reason, in a break-interrupt handler, not only predetermined specific processing but also appropriate interrupt processing corresponding to the interrupt factor can be performed.

#### Eighth Embodiment

The eighth embodiment of the present invention will be described next.

FIG. 16 is a block diagram showing the construction of an interrupt control apparatus according to the eighth embodiment. In FIG. 16, the same reference numerals as in FIGS. 6, 9, 10, and 12 denote the same blocks as in FIGS. 6, 9, 10, and 12, respectively, and a detailed description thereof will be omitted.

In this embodiment, an interrupt return instruction shown in FIG. 13 contains information on whether a break-interrupt state is set, like in the fifth embodiment shown in FIG. 12.

register 454 constitute the first information holding section of the present invention, and a break return address register 455 and a break factor register 459 constitute the second information holding section of the present invention.

The interrupt return instruction is prepared at the end of either of an interrupt handler for a normal interrupt and an interrupt handler for a break-interrupt. The value of an operand 102 of the interrupt return instruction for a normal interrupt is set to "0", and the value of the operand 102 of the interrupt return instruction for a break-interrupt is set to "1". The operand 102 of the interrupt return instruction constitutes the return operation specifying section of the present invention.

The operation of the interrupt control apparatus shown in FIG. 15 will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201→normal interrupt state 202→break-interrupt state 204→normal interrupt state 202→normal state 201.

When the processor in the normal state 201 transits to the normal interrupt state 202 due to a normal interrupt, the same operation as that of the interrupt control apparatus shown in FIG. 6 is performed.

When the processor is in the normal interrupt state 202, and an instruction fetch controller 421, an instruction execution controller 432, or an interrupt return controller 434 detects a break-interrupt 215, a break-interrupt controller 442 is notified of the break-interrupt by a break-interrupt notification signal 478 from the instruction fetch controller 421, a break-interrupt notification signal 487 from the breakpoint controller 433, and then supplies the instruction word to the instruction execution section 430. Thus, the processor returns from the break-interrupt state 204 to the normal interrupt state 202.

The instruction execution section 430 executes the remaining part of processing of the interrupt handler corresponding to the normal interrupt.

When processing of the interrupt handler corresponding to the normal interrupt is ended in the normal interrupt state 202, the processor executes a normal interrupt return instruction 212 and returns from the normal interrupt state 202 to the normal state 201. The operation at this time is the same as that of the interrupt control apparatus shown in FIG. 12.

As described above, in the seventh embodiment, in addition to the operation of the above-described fifth embodiment, when a break-interrupt occurs, the factor of the break-interrupt is written in the break factor register 459. According to this construction, a break-interrupt can occur even within the interrupt inhibition period by a normal interrupt, and additionally, the interrupt factor can be held even for the break-interrupt. For this reason, in a break-interrupt handler, not only predetermined specific processing but also appropriate interrupt processing corresponding to the interrupt factor can be performed.

	Docum ent ID	U	Title	Current OR
18	US 20030 19186 2 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251
19	US 20030 19186 1 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251
20	US 20030 18994 0 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	370/406
21	US 20030 17425 2 A1	<input checked="" type="checkbox"/>	Programmable motion estimation module with vector array unit	348/699
22	US 20030 17225 7 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	712/234
23	US 20030 17219 0 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251
24	US 20030 17218 9 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251
25	US 20030 17214 7 A1	<input checked="" type="checkbox"/>	Application programming interfaces and methods enabling a host to interface with a network processor	709/223
26	US 20030 16734 8 A1	<input checked="" type="checkbox"/>	Communications system using rings architecture	709/251
27	US 20030 11523 8 A1	<input checked="" type="checkbox"/>	Method frame storage using multiple memory circuits	718/100
28	US 20030 10137 1 A1	<input checked="" type="checkbox"/>	Method, system, and program for error handling in a dual adaptor system where one adaptor is a master	714/9
29	US 20030 09372 1 A1	<input checked="" type="checkbox"/>	Selective automated power cycling of faulty disk in intelligent disk array enclosure for error recovery	714/42
30	US 20030 07708 5 A1	<input checked="" type="checkbox"/>	Image formation apparatus and control method thereof	399/16
31	US 20030 06747 3 A1	<input checked="" type="checkbox"/>	Method and apparatus for executing a predefined instruction set	345/561
32	US 20030 06132 9 A1	<input checked="" type="checkbox"/>	Method and system for logging data in a cellular data network	709/223
33	US 20030 02629 8 A1	<input checked="" type="checkbox"/>	Flexible multiplexer/demultiplexer and method for transport of optical line data to a wide/metro area link	370/537
34	US 20020 19418 2 A1	<input checked="" type="checkbox"/>	Computer system	707/10

In this embodiment, a normal return address register 452, a normal previous state register 453, and a normal factor register 454 constitute the first information holding section of the present invention. The value of an interrupt handler for a break-interrupt. The value of an operand 102 of the interrupt return instruction for a normal interrupt is set to "0", and the value of the operand 102 of the interrupt return instruction for a break-interrupt is set to "1". The operand 102 of the interrupt return instruction constitutes the return operation specifying section of the present invention.

The operation of the interrupt control apparatus shown in FIG. 16 will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201→normal state 202→break-interrupt state 204→normal state 201.

When the processor in the normal state 201 transits to the normal interrupt state 202 due to a normal interrupt, the same operation as that of the interrupt control apparatus shown in FIG. 6 is performed.

When the processor is in the normal interrupt state 202, and an instruction fetch controller 421, an instruction execution controller 432, or an interrupt return controller 434 detects a break-interrupt 215, a break-interrupt controller 442 is notified of the break-interrupt by a break-interrupt notification signal 478 from the instruction fetch controller 421, a break-interrupt notification signal 485 from the instruction execution controller 432, or a break-interrupt notification signal 487 from the breakpoint controller 433.

When receiving the break-interrupt notification from the instruction fetch controller 421, the instruction execution controller 432, or the breakpoint controller 433, the break-interrupt controller 442 controls an instruction fetch section 450 and a register section 459 to perform processing as follows.

First, the interrupt return controller 434 reads out the value of the break previous state register 458 and writes the value in the present state register 457. The interrupt return controller 434 also reads out, from the break return address register 455, an original instruction address 475 to which the processor will return from the break-interrupt state, supplies the instruction address to the instruction fetch section 420, and sets the address value in the program counter 422.

On the basis of an original instruction address 471 set in the program counter 422, the instruction fetch controller 421 reads out the instruction word 472 of the interrupt handler corresponding to the normal interrupt from the memory 410, temporarily holds the instruction word in the instruction word register 423, and then supplies the instruction word to the instruction execution section 430. Thus, the processor returns from the break-interrupt state 204 to the normal interrupt state 202. The instruction execution section 430 executes the remaining part of processing of the interrupt handler corresponding to the normal interrupt.

When processing of the interrupt handler corresponding to the normal interrupt is ended in the normal interrupt state 202, the processor executes a normal interrupt return instruction 212 and returns from the normal interrupt state 202 to the normal state 201. The operation at this time is the same as that of the interrupt control apparatus shown in FIG. 12.

As described above, in the eighth embodiment, in addition to the operation of the above-described fifth embodiment, when a break-interrupt occurs, the processor state before the break-interrupt is written in the break previous state register 458, and the factor of the break-interrupt is written in the break factor register 459.

According to this constitution, a break-interrupt can occur even within the interrupt inhibition period by a normal interrupt. In addition, even in a break-interrupt handler, the previous processor state can be easily restored only in returning from the break-interrupt, and appropriate interrupt processing corresponding to the break-interrupt factor can be performed.

First, the break-interrupt controller 442 reads out the currently indicated instruction address value 489 from a program counter 422 and writes the read-out instruction address value 489 in the break return address register 455. The break-interrupt controller 442 also reads out the present state register 457, the processor state that has transited in accordance with the break-interrupt. The break-interrupt controller 442 also supplies a start address 477 of the interrupt handler corresponding to the break-interrupt to the instruction fetch section 420 and sets the address value in the program counter 422. By processing as described above, the processor transits from the normal interrupt state 202 to the break-interrupt state 204.

The processor which has transited to the break-interrupt state 204 reads out an instruction word 472 of the interrupt handler to the instruction fetch controller 421 in accordance with the start address 477 of the interrupt handler, which is set in the program counter 422, temporarily holds the read-out instruction word in an instruction word register 423, and then supplies the read-out instruction word to decoder 431, an instruction word decoder 431, and then supplies the read-out instruction word to decoder 431.

Next, the break-interrupt controller 442 writes, in the present state register 457, the processor state that has transited in accordance with the break-interrupt. The break-interrupt controller 442 also writes the factor of the break-interrupt in the break factor register 459.

The break-interrupt controller 442 also writes the factor of the break-interrupt in the break previous state register 458. The break-interrupt controller 442 also writes the factor of the break-interrupt in the break previous state register 458, and writes the interrupt return instruction address 489 in the break return address register 455. The break-interrupt controller 442 also reads out the processor state (normal interrupt state) before the break-interrupt from the present state register 457 and writes the read-out processor state in the break previous state register 458. The break-interrupt controller 442 also writes the factor of the break-interrupt in the break factor register 459.

When processing of the interrupt handler corresponding to the normal interrupt is ended in the normal interrupt state 202, the processor executes a normal interrupt return instruction 212 and returns from the normal interrupt state 202 to the normal state 201. The operation at this time is the same as that of the interrupt control apparatus shown in FIG. 12.

As described above, in the eighth embodiment, in addition to the operation of the above-described fifth embodiment, when a break-interrupt occurs, the processor state before the break-interrupt is written in the break previous state register 458, and the factor of the break-interrupt is written in the break factor register 459.

According to this constitution, a break-interrupt can occur even within the interrupt inhibition period by a normal interrupt. In addition, even in a break-interrupt handler, the previous processor state can be easily restored only in returning from the break-interrupt, and appropriate interrupt processing corresponding to the break-interrupt factor can be performed.

	Document ID	U	Title	Current OR
35	US 20020 19154 6 A1	<input checked="" type="checkbox"/>	Digital subscriber line access and network testing multiplexer	370/252
36	US 20020 17644 5 A1	<input checked="" type="checkbox"/>	Radio communication arrangements	370/480
37	US 20020 15980 6 A1	<input checked="" type="checkbox"/>	Printing data and picture data transferring method	400/61
38	US 20020 15909 2 A1	<input checked="" type="checkbox"/>	Method and apparatus for embodying documents	358/1.1 5
39	US 20020 15234 8 A1	<input checked="" type="checkbox"/>	Method of configuring electronic devices	710/313
40	US 20020 08784 6 A1	<input checked="" type="checkbox"/>	Reconfigurable processing system and method	712/229
41	US 20020 08768 7 A1	<input checked="" type="checkbox"/>	System resource availability manager	709/225
42	US 20020 04635 5 A1	<input checked="" type="checkbox"/>	Electronic device and its power control method	713/320
43	US 20020 03287 5 A1	<input checked="" type="checkbox"/>	Information processing apparatus and method	713/300
44	US 20020 03274 8 A1	<input checked="" type="checkbox"/>	Communication apparatus detecting method	709/217
45	US 20020 00930 1 A1	<input checked="" type="checkbox"/>	Image formation apparatus and control method thereof	399/16
46	US 20020 00491 6 A1	<input checked="" type="checkbox"/>	Methods and apparatus for power control in a scalable array of processor elements	713/322
47	US 20020 00257 3 A1	<input checked="" type="checkbox"/>	Processor with reconfigurable arithmetic data path	708/501
48	US 20010 01873 3 A1	<input checked="" type="checkbox"/>	Array-type processor	712/16
49	US 20010 01409 6 A1	<input checked="" type="checkbox"/>	METHOD AND APPARATUS FOR MULTICAST OF ATM CELLS WHERE CONNECTIONS CAN BE DYNAMICALLY ADDED OR DROPPED	370/395 .2
50	US 66973 72 B1	<input checked="" type="checkbox"/>	Local area network accessory for integrating USB connectivity in existing networks	370/402
51	US 66474 68 B1	<input checked="" type="checkbox"/>	Method and system for optimizing translation buffer recovery after a miss operation within a multi-processor environment	711/147
52	US 66432 60 B1	<input checked="" type="checkbox"/>	Method and apparatus for implementing a quality of service policy in a data communications network	370/235

The ninth embodiment of the present invention will be described next.

FIG. 17 is a block diagram showing the construction of an interrupt control apparatus according to the ninth embodiment. In FIG. 17, the same reference numerals as in FIG. 12 denote the same blocks as in FIG. 12, respectively, and a detailed description thereof will be omitted.

Referring to FIG. 17, reference numeral 341' denotes an instruction word decoder; 435' denotes a normal interrupt return controller; and 436' denotes a break-interrupt return controller.

The instruction word decoder 431' decodes an instruction word 473 supplied from an instruction fetch section 420, like it is detected by decoding that the supplied instruction word 473 is an instruction word for generating a break-interrupt by a software breakpoint, the instruction word decoder 431' of this embodiment supplies a break-interrupt generation instruction to a breakpoint controller 433.

When the supplied instruction word 473 is an instruction word for returning the processor from a normal interrupt state, the instruction word decoder 431' supplies a normal interrupt return instruction to the normal interrupt return controller 435. When the supplied instruction word 473 is an instruction word for returning the processor from a break-interrupt state, the instruction word decoder 431' supplies a break-interrupt return instruction to the break-interrupt return controller 436. When the supplied instruction word 473 is an instruction word of another type, the instruction word decoder 431' supplies the decoded instruction to an instruction execution controller 432.

The normal interrupt return controller 435 executes a return operation from the normal interrupt state in accordance with the normal interrupt return instruction supplied from the instruction word decoder 431'. The break-interrupt return controller 436 executes a return operation from the break-interrupt state in accordance with the break-interrupt return instruction supplied from the instruction word decoder 431'.

More specifically, in the fifth embodiment shown in FIG. 102, it is specified in accordance with the value of the operand whether the operation is a return operation from a normal interrupt state or break-interrupt state. In the ninth embodiment, however, as the contents of an instruction code 101, two types of return instructions, a return instruction from a normal interrupt state and a return instruction from a break-interrupt state are used. In accordance with which return instruction is supplied to the instruction word decoder 431', the interrupt return controller which should perform the return operation is specified, and the processor operation before the interrupt is restored. In this case, an operand 102 has an arbitrary value.

In this embodiment, a normal return address register 452, a normal previous state register 453, and a normal factor register 454 constitute the first information holding section 455 of the present invention, and a break return address register 455 constitutes the second information holding section of the present invention.

In this embodiment as well, the interrupt return instruction is prepared at the end of each of an interrupt handler for a normal interrupt and an interrupt handler for a break-interrupt. The instruction code 101 of an interrupt return and the normal interrupt state 202 transits to the normal state

101 of an interrupt return instruction for a break-interrupt is constituted by a return instruction from a break-interrupt. The two types of interrupt return instructions constitute the return operation specifying section of the present invention. The operation of the interrupt control apparatus of this embodiment will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201→normal interrupt state 202→break-interrupt state 204→normal interrupt state 202→normal state 201.

In this embodiment, when the processor transits to an interrupt state due to a normal interrupt or break-interrupt, the same operation as that of the interrupt control apparatus shown in FIG. 12 is performed.

Hence, only the return operation from a normal interrupt state 201 will be described below.

When the processor is in the break-interrupt state 204, and processing by an interrupt handler corresponding to the break-interrupt is ended, the processor executes an interrupt return instruction 216 at the end of the interrupt handler. The instruction code 101 of the interrupt return instruction executed at this time means an interrupt return instruction from the break-interrupt state. For this reason, the instruction word decoder 431' decodes the interrupt return instruction and consequently supplies a break-interrupt return instruction to the break-interrupt return controller 436. When receiving the break-interrupt return instruction, the break-interrupt return controller 436 controls the instruction fetch section 420 and the register section 450 to perform processing as follows.

First, the break-interrupt return controller 436 reads out, from the break return address register 455, an original instruction address 475 to which the processor will return from the break-interrupt state, supplies the instruction address value in a program counter 422.

On the basis of an original instruction address 471 set in the program counter 422, an instruction fetch controller 421 reads out an instruction word from a memory 410, temporarily holds the instruction word in an instruction word register 423, and then supplies the instruction word to an instruction execution section 430. Thus, the processor returns from the break-interrupt state 204 to the normal interrupt state 202. The instruction execution section 430 executes the remaining part of processing of the interrupt handler corresponding to the normal interrupt.

When processing of the interrupt handler corresponding to the normal interrupt is ended in the normal interrupt state 202, the processor executes an interrupt return instruction. The instruction code 101 of the interrupt return instruction executed at this time means an interrupt return instruction from the normal interrupt state. For this reason, the instruction word decoder 431' decodes the interrupt return instruction and consequently supplies a normal interrupt return instruction to the normal interrupt return controller 435. When receiving the normal interrupt return instruction, the normal interrupt return controller 435 controls the instruction fetch section 420 and the register section 450 to start the normal interrupt return operation. For this normal interrupt return operation, the same operation as that of the interrupt control apparatus shown in FIG. 12 is performed, and the normal interrupt state 202 transits to the normal state 201.

	Docum ent ID	U	Title	Current OR
53	US 66289 99 B1	<input checked="" type="checkbox"/>	Single-chip audio system volume control circuitry and methods	700/94
54	US 66183 60 B1	<input checked="" type="checkbox"/>	Method for testing data path of peripheral server devices	370/248
55	US 66041 36 B1	<input checked="" type="checkbox"/>	Application programming interfaces and methods enabling a host to interface with a network processor	709/223
56	US 66011 57 B1	<input checked="" type="checkbox"/>	Register addressing	711/219
57	US 65325 31 B1	<input checked="" type="checkbox"/>	Method frame storage using multiple memory circuits	712/202
58	US 65230 54 B1	<input checked="" type="checkbox"/>	Galois field arithmetic processor	708/492
59	US 64966 60 B2	<input checked="" type="checkbox"/>	Image formation apparatus with printer engine control which judges whether recording sheets can be fed	399/16
60	US 64938 31 B1	<input checked="" type="checkbox"/>	Timer circuits for a microcomputer	713/502
61	US 64461 90 B1	<input checked="" type="checkbox"/>	Register file indexing methods and apparatus for providing indirect control of register addressing in a VLIW processor	712/24
62	US 64342 21 B1	<input checked="" type="checkbox"/>	Digital subscriber line access and network testing multiplexer	379/27. 01
63	US 64306 84 B1	<input checked="" type="checkbox"/>	Processor circuits, systems, and methods with efficient granularity shift and/or merge instruction(s)	712/300
64	US 64050 93 B1	<input checked="" type="checkbox"/>	Signal amplitude control circuitry and methods	700/94
65	US 63890 29 B1	<input checked="" type="checkbox"/>	Local area network incorporating universal serial bus protocol	370/402
66	US 63780 21 B1	<input checked="" type="checkbox"/>	Switch control method and apparatus in a system having a plurality of processors	710/317
67	US 63381 05 B1	<input checked="" type="checkbox"/>	Data transmission method and game system constructed by using the method	710/72
68	US 63246 03 B1	<input checked="" type="checkbox"/>	Data transmission system and game system using the same	710/72
69	US 63108 79 B1	<input checked="" type="checkbox"/>	Method and apparatus for multicast of ATM cells where connections can be dynamically added or dropped	370/397
70	US 62470 36 B1	<input checked="" type="checkbox"/>	Processor with reconfigurable arithmetic data path	708/603
71	US 62344 69 B1	<input checked="" type="checkbox"/>	Money processing apparatus and method	271/3.0 4
72	US 62267 58 B1	<input checked="" type="checkbox"/>	Sample rate conversion of non-audio AES data channels	713/600
73	US 62138 79 B1	<input checked="" type="checkbox"/>	Data transmission system and game system with game peripherals using same	463/36
74	US 61450 85 A	<input checked="" type="checkbox"/>	Method and apparatus for providing remote access to security features on a computer network	713/202
75	US 61311 52 A	<input checked="" type="checkbox"/>	Planar cache layout and instruction stream therefor	712/24

As described above, in the ninth embodiment, a normal interrupt return instruction whose instruction code 101 means a return instruction from a normal interrupt state is prepared at the end of an interrupt handler corresponding to a break-instruction whose instruction code 101 means a return instruction from a break-instruction state is prepared at the end of an interrupt handler corresponding to a break-instruction. In returning from an interrupt, the return operation is specified in accordance with the contents of the instruction code 101.

According to this construction, even within the interrupt inhibition period immediately after interrupt processing by a normal interrupt and immediately before interrupt return, a break-instruction can occur. In addition, the processor operation information before the interrupt can be quickly and accurately restored.

In the ninth embodiment, only the break return address register 455 is provided as the second information holding section of the present invention. However, not only the break return address register 455 but also one or both of a break previous state register 458 and a break factor register 459 may be provided, like in the sixth to eighth embodiments shown in FIGS. 14 to 16.

In this case, when the processor transits to an interrupt state due to a normal interrupt or break-instruction, the same operation as that of the interrupt control apparatuses shown in FIGS. 14 to 16 is performed. As for the return operation from the interrupt state, the return operation from a normal interrupt state is executed by the normal interrupt return controller 435, and the return operation from a break-instruction state is executed by the break-instruction return controller 436. Control of the registers is the same as that in the interrupt control apparatuses shown in FIGS. 14 to 16.

The above embodiments can be applied to debug an interrupt handler corresponding to exceptional processing or external interrupt, and also to debug an interrupt handler corresponding to system call or supervisor call of an OS (Operating System).

### 10th Embodiment

The 10th embodiment of the present invention will be described below with reference to drawings.

FIG. 18 is a block diagram showing the construction of a data processing system (processor) according to the 10th embodiment for implementing an instruction break scheme by a hardware mechanism.

In FIG. 18, the same reference numerals as in FIG. 3 denote the same functional parts as in FIG. 3, respectively, and a detailed description thereof will be omitted.

In the 10th embodiment, an instruction break detection section 23 has, in place of the determination sections 25<sub>0</sub> to 25<sub>n</sub> used in FIG. 3, determination sections 100<sub>0</sub> to 100<sub>n</sub> for performing determination processing different from that of the determination sections 25<sub>0</sub> to 25<sub>n</sub>.

These determination sections 100<sub>0</sub> to 100<sub>n</sub> receive not only instruction break addresses and flags held in breakpoint registers 24<sub>0</sub> to 24<sub>n</sub> prepared in units of determination sections 100<sub>0</sub> to 100<sub>n</sub> and current execution address sup-

As described above, in the 10th embodiment, each of the determination sections 100<sub>0</sub> to 100<sub>n</sub> determines not only whether the instruction break address and the flag value is satisfied but also whether the condition of the conditional instruction is satisfied. Only when both conditions are satisfied, a break-interrupt occurs.



	Docum ent ID	U	Title	Current OR
76	US 61227 48 A	<input checked="" type="checkbox"/>	Control of computer system wake/sleep transitions	713/323
77	US 60989 15 A	<input checked="" type="checkbox"/>	Tape winding apparatus and tape winding method	242/527
78	US 60947 30 A	<input checked="" type="checkbox"/>	Hardware-assisted firmware tracing method and apparatus	714/28
79	US 60852 75 A	<input checked="" type="checkbox"/>	Data processing system and method thereof	710/316
80	US 60791 88 A	<input checked="" type="checkbox"/>	Packaging container production equipment and packaging container production method	53/451
81	US 60677 78 A	<input checked="" type="checkbox"/>	Packaging container production equipment and packaging container production method	53/451
82	US 60527 57 A	<input checked="" type="checkbox"/>	Content addressable memory FIFO with and without purging	711/108
83	US 60442 25 A	<input checked="" type="checkbox"/>	Multiple parallel digital data stream channel controller	710/52
84	US 60386 43 A	<input checked="" type="checkbox"/>	Stack management unit and method for a processor having a stack	711/132
85	US 60094 99 A	<input checked="" type="checkbox"/>	Pipelined stack caching circuit	711/132
86	US 60000 51 A	<input checked="" type="checkbox"/>	Method and apparatus for high-speed interconnect testing	714/727
87	US 59997 37 A	<input checked="" type="checkbox"/>	Link time optimization via dead code elimination, code motion, code partitioning, code grouping, loop analysis with code motion, loop invariant analysis and active variable to register analysis	717/162
88	US 59864 26 A	<input checked="" type="checkbox"/>	Adaptive pulse width modulated motor control	318/599
89	US 59797 55 A	<input checked="" type="checkbox"/>	Auto-changer	235/383
90	US 59744 91 A	<input checked="" type="checkbox"/>	High speed data transfer apparatus for duplexing system	710/106
91	US 59665 39 A	<input checked="" type="checkbox"/>	Link time optimization with translation to intermediate program and following optimization techniques including program analysis code motion live variable set generation order analysis, dead code elimination and load invariant analysis	717/156
92	US 59094 63 A	<input checked="" type="checkbox"/>	Single-chip software configurable transceiver for asymmetric communication system	375/220
93	US 59037 18 A	<input checked="" type="checkbox"/>	Remote program monitor method and system using a system-under-test microcontroller for self-debug	714/38
94	US 58945 49 A	<input checked="" type="checkbox"/>	System and method for fault detection in microcontroller program memory	714/42
95	US 58927 38 A	<input checked="" type="checkbox"/>	Disk recording-playback device and disk loading or unloading method	369/30. 32
96	US 58782 74 A	<input checked="" type="checkbox"/>	Intelligent multi modal communications apparatus utilizing predetermined rules to choose optimal combinations of input and output formats	710/8
97	US 58623 98 A	<input checked="" type="checkbox"/>	Compiler generating swizzled instructions usable in a simplified cache layout	712/24

Thus, in debugging a program including a conditional instruction, a break-interrupt can be controlled in accordance with the condition of the conditional instruction is satisfied. More specifically, in a situation where the instruction break generation condition is satisfied, when the condition for the conditional instruction is satisfied, a break-interrupt occurs. When the condition of the conditional instruction is not satisfied, or the supplied instruction is an unconditional instruction, a break-interrupt can be inhibited.

## 11th Embodiment

The 11th embodiment of the present invention will be described next with reference to drawings.

data processing system (processor) according to the 11th embodiment for implementing an instruction break scheme by a hardware mechanism.

denote the same functional parts as in FIG. 18, respectively, and a detailed description thereof will be omitted.

processor for executing one unit of processing in accordance with one instruction has been described. The 11th embodiment

Instruction Word) type processor which designates processing operations by one instruction and executes those operations in parallel.

register 27 of the 11th embodiment is designed to hold a fixed-length long instruction word formed from short instructions. Each of determination sections 10

of an instruction break detection section 23 has a construction shown in FIG. 21. FIG. 21 is a block diagram showing the construction of the determination section 100 - as a

In FIG. 21, the same reference numerals as in FIG. 19 denote the same blocks as in FIG. 19, respectively, and a detailed

As shown in FIG. 21, the determination section 100<sup>o</sup> of this embodiment comprises a comparison section 101, a

tion section 112, an OR circuit 113, and an AND circuit 104. The conditional instruction decoder 111 has conditional

with short instructions IR#0 to IR#1 forming the long instruction word held in the instruction register 27 to decode each short instruction supplied from the instruction register.

27 and detect whether the instruction is a conditional instruction.

determination sections 112.0<sup>1</sup> to 112.7<sup>1</sup> provided in accordance with the conditional instruction decoders 111<sup>1</sup>, and 111<sup>2</sup>, respectively. Each of the condition determination sections

decoding results supplied from a corresponding one of the conditional instruction decoders III<sub>0</sub> and III<sub>1</sub>, whether the

conditional instruction supplied from a condition register **SI** is satisfied. If the condition of the conditional instruction is

output. If the condition is not satisfied, a determination of the value "0" is output. If it is found by

III, that the supplied instructions are not conditional instructions, the condition determination sections 112<sub>0</sub> to 112<sub>9</sub> will determine signals each having the value "0".

The OR circuit 113 performs OR operation to the determination signals output from the condition determination

the AND circuit 104. The AND circuit 104 performs AND operation to the value of a flag register 24b of a breakpoint register 24 provided in accordance with the determination

tion 100, the determination signal output from the comparison section 101 and related to the instruction break address, and the determination signal output from the OR

ND operation result to an OR circuit 26 shown in FIG. 20. According to this construction, in at least one entry of the

section section 23, when the instruction break address and

struction is satisfied for at least one of the short instructions forming the long instruction word, the OR circuit 26 outputs an internal notification signal 67 to an internal

As described above, in the 11th embodiment, each of the determination sections 100 - to 100 - determines not only

[illegible]

only when both conditions are satisfied, a stack-interrupt occurs.

struction word include a conditional instruction, a break-

Specifically, in a situation where the instruction break generation condition is satisfied, when the condition of the condition instruction is satisfied for any one of the short

instructions, a break-interrupt occurs. When the condition of a conditional instruction is not satisfied for none of the instructions, or all the short instructions are uncondi-

12th Embodiment

FIG. 22 is a block diagram showing the construction of a

hardware mechanism for implementing an instruction break scheme.

FIG. 22 is also a VLIW type processor, like the processor according to the 11th embodiment shown in FIG. 20. In FIG. 22, the same reference numerals as in FIG. 20 denote the

In the 12th embodiment shown in FIG. 22, each of breakpoint registers 24<sub>0</sub> to 24<sub>7</sub> of an instruction break

giving displacement information from the start portion to a target instruction word as a breakpoint target, in addition to an

breakpoint at which execution is to be stopped and a flag register 24b indicating whether an instruction break opera-

placement register 24c is used together with the instruction break address held in the address register 24a, thereby

Each of determination sections 120<sup>n</sup> to 120<sup>n</sup>, according to instruction word.

	Docum ent ID	U	Title	Current OR
98	US 58482 55 A	<input checked="" type="checkbox"/>	Method and apparatus for increasing the number of instructions capable of being used in a parallel processor by providing programmable operation decoders	712/212
99	US 58417 66 A	<input checked="" type="checkbox"/>	Diversity-oriented channel allocation in a mobile communications system	370/321
100	US 58225 53 A	<input checked="" type="checkbox"/>	Multiple parallel digital data stream channel controller architecture	710/305
101	US 58165 27 A	<input checked="" type="checkbox"/>	Tape winding apparatus and tape winding method	242/527
102	US 58058 74 A	<input checked="" type="checkbox"/>	Method and apparatus for performing a vector skip instruction in a data processor	712/222
103	US 57991 67 A	<input checked="" type="checkbox"/>	Instruction nullification system and method for a processor that executes instructions out of order	712/218
104	US 57970 43 A	<input checked="" type="checkbox"/>	System for managing the transfer of data between FIFOs within pool memory and peripherals being programmable with identifications of the FIFOs	710/56
105	US 57940 82 A	<input checked="" type="checkbox"/>	Electronic flash device with slave emission function	396/56
106	US 57846 49 A	<input checked="" type="checkbox"/>	Multi-threaded FIFO pool buffer and bus transfer control system	710/52
107	US 57791 81 A	<input checked="" type="checkbox"/>	Tape winding apparatus and tape winding method	242/532 .6
108	US 57713 63 A	<input checked="" type="checkbox"/>	Single-chip microcomputer having an expandable address area	712/200
109	US 57548 05 A	<input checked="" type="checkbox"/>	Instruction in a data processing system utilizing extension bits and method therefor	712/200
110	US 57520 74 A	<input checked="" type="checkbox"/>	Data processing system and method thereof	712/29 <sup>6</sup>
111	US 57457 21 A	<input checked="" type="checkbox"/>	Partitioned addressing apparatus for vector/scalar registers	712/208
112	US 57427 86 A	<input checked="" type="checkbox"/>	Method and apparatus for storing vector data in multiple non-consecutive locations in a data processor using a mask value	711/217
113	US 57403 78 A	<input checked="" type="checkbox"/>	Hot swap bus architecture	710/302
114	US 57375 86 A	<input checked="" type="checkbox"/>	Data processing system and method thereof	712/236
115	US 57348 79 A	<input checked="" type="checkbox"/>	Saturation instruction in a data processor	712/221
116	US 57179 47 A	<input checked="" type="checkbox"/>	Data processing system and method thereof	712/3
117	US 57064 88 A	<input checked="" type="checkbox"/>	Data processing system and method thereof	712/223
118	US 57064 39 A	<input checked="" type="checkbox"/>	Method and system for matching packet size for efficient transmission over a serial bus	370/234
119	US 56873 44 A	<input checked="" type="checkbox"/>	Single-chip microcomputer having an expandable address area	711/220
120	US 56641 34 A	<input checked="" type="checkbox"/>	Data processor for performing a comparison instruction using selective enablement and wired boolean logic	712/245

FIG. 23 is a block diagram showing the construction of the determination section 120<sub>0</sub> as a representative of the determination sections 120<sub>0</sub> to 120<sub>n</sub>. In FIG. 23, the same reference numerals as in FIGS. 19 and 21 denote the same blocks as in FIGS. 19 and 21, respectively, and a detailed description thereof will be omitted.

As shown in FIG. 23, the determination section 120<sub>0</sub> of this embodiment comprises a comparison section 101, a conditional instruction decoder 102, a condition determination section 103, an AND circuit 104, and a selector 121.

The selector 121 switches the selection state using, as a control signal, displacement information held in the displacement register 24<sub>0</sub> of the breakpoint register 24<sub>0</sub> provided in accordance with the determination section 120<sub>0</sub> whereby only a short instruction designated by the displacement information from short instructions IR#0 to IR#i is selectively output to the conditional instruction decoder 102. The conditional instruction decoder 102 decodes the short instruction selected by the selector 121 to detect whether the instruction is a conditional instruction, and supplies the decoding result to the condition determination section 103. According to this construction, in at least one entry of the determination sections 120<sub>0</sub> to 120<sub>n</sub>, of the instruction break detection section 23, when the instruction break address and current execution address match, the value of the flag register 24<sub>0</sub> is "1", and the condition of the conditional instruction is satisfied for a selected instruction of the short instructions forming the long instruction word, an OR circuit 26 outputs an interrupt notification signal 67 to an interrupt control section 40.

As described above, in the 12th embodiment, each of the determination sections 120<sub>0</sub> to 120<sub>n</sub> determines not only whether the instruction break generation condition for the instruction break address and the flag value is satisfied but also whether the condition of the conditional instruction specified by the displacement information is satisfied for each of the short instructions forming the long instruction word. Only when both conditions are satisfied, a break-interrupt occurs.

Thus, when a specific instruction selected by the displacement information from the short instructions forming the long instruction word is a conditional instruction, a break-interrupt can be controlled in accordance with whether the condition of the conditional instruction is satisfied. More specifically, in a situation where the instruction break generation condition is satisfied, when the condition of the specified conditional instruction is satisfied, a break-interrupt occurs. When the condition of the specified conditional instruction is not satisfied, or the specified short instruction is an unconditional instruction, a break-interrupt can be inhibited.

### 13th Embodiment

The 13th embodiment of the present invention will be described next with reference to drawings.

FIG. 24 is a block diagram showing the construction of a data processing system (processor) according to the 13th embodiment for implementing an instruction break scheme by a hardware mechanism.

In FIG. 24, the same reference numerals as in FIGS. 18 and 20 denote the same functional parts as in FIGS. 18 and 20, respectively, and a detailed description thereof will be omitted.

In the 10th embodiment shown in FIG. 18, a scalar processor for executing one unit of processing in accordance

The valid instruction encoder 131 encodes the basic instructions stored in the instruction register 28 and refers to the flag information described at the head portion of each basic instruction, thereby detecting the number of valid basic instructions stored in the instruction register 28. An encoded signal having the value "1" is output sequentially from the IR#0 side in number, equal to the number of basic instructions stored in the instruction register 28, and an encoded signal having the value "0" is output for the remaining portions.

The AND circuit 132 includes AND circuits 132<sub>0</sub> to 132<sub>i</sub> provided in accordance with determination sections 112<sub>0</sub> to 112<sub>i</sub>, respectively. Each of the AND circuits 132<sub>0</sub> to 132<sub>i</sub> performs AND operation to a determination signal representative of whether the condition of a conditional instruction obtained by a corresponding one of the determination sections 112<sub>0</sub> to 112<sub>i</sub>, and an encoded signal output from the valid instruction encoder 131 in accordance with each of the basic instructions IR#0 to IR#i in the instruction register 28, and outputs the AND operation result to the OR circuit 113.

The OR circuit 113 performs OR operation to the signals output from the condition determination sections 132<sub>0</sub> to 132<sub>i</sub>, and outputs the OR operation result to the AND circuit 104. The AND circuit 104 performs AND operation to the value of a flag register 24<sub>0</sub> of a breakpoint register 24<sub>0</sub> provided in accordance with the determination section 130, the determination signal output from the comparison

	Docum ent ID	U	Title	Current OR
121	US 56597 06 A	<input checked="" type="checkbox"/>	Vector/scalar processor with simultaneous processing and instruction cache filling	711/125
122	US 56572 88 A	<input checked="" type="checkbox"/>	Efficient addressing of large memories	365/230 .02
123	US 56524 21 A	<input checked="" type="checkbox"/>	Method and apparatus for generating gift certificates	235/381
124	US 56405 24 A	<input checked="" type="checkbox"/>	Method and apparatus for chaining vector instructions	712/222
125	US 56236 50 A	<input checked="" type="checkbox"/>	Method of processing a sequence of conditional vector IF statements	712/234
126	US 56008 46 A	<input checked="" type="checkbox"/>	Data processing system and method thereof	712/5
127	US 55985 71 A	<input checked="" type="checkbox"/>	Data processor for conditionally modifying extension bits in response to data processing instruction execution	712/9
128	US 55985 47 A	<input checked="" type="checkbox"/>	Vector processor having functional unit paths of differing pipeline lengths	712/222
129	US 55922 57 A	<input checked="" type="checkbox"/>	Electronic flash device with slave emission function	396/171
130	US 55859 87 A	<input checked="" type="checkbox"/>	Camera system including electronic flash device with slave emission function	396/171
131	US 55726 89 A	<input checked="" type="checkbox"/>	Data processing system and method thereof	712/200
132	US 55599 73 A	<input checked="" type="checkbox"/>	Data processing system and method thereof	712/241
133	US 55532 87 A	<input checked="" type="checkbox"/>	Methods and apparatus for dynamically using floating master interlock	709/201
134	US 55487 68 A	<input checked="" type="checkbox"/>	Data processing system and method thereof	712/200
135	US 55443 37 A	<input checked="" type="checkbox"/>	Vector processor having registers for control by vector resisters	712/4
136	US 55419 33 A	<input checked="" type="checkbox"/>	Auto-detection of DDS service and line rate	714/708
137	US 55375 62 A	<input checked="" type="checkbox"/>	Data processing system and method thereof	712/234
138	US 55309 01 A	<input checked="" type="checkbox"/>	Data Transmission processing system having DMA channels running cyclically to execute data transmission from host to memory and from memory to processing unit successively	710/28
139	US 55133 68 A	<input checked="" type="checkbox"/>	Computer I/O adapters for programmably varying states of peripheral devices without interfering with central processor operations	710/22
140	US 55005 14 A	<input checked="" type="checkbox"/>	Method and apparatus for generating gift certificates	235/381
141	US 54308 84 A	<input checked="" type="checkbox"/>	Scalar/vector processor	712/3
142	US 54267 44 A	<input checked="" type="checkbox"/>	Single chip microprocessor for satisfying requirement specification of users	712/228
143	US 53773 24 A	<input checked="" type="checkbox"/>	Exclusive shared storage control system in computer system	711/148

section 101 and related to the instruction break address, and the determination signal output from the OR circuit 113 and result to an OR circuit 26 shown in FIG. 24.

According to this construction, in at least one entry of the determination sections 130<sub>0</sub> to 130<sub>n</sub> of the instruction break detection section 23, when the instruction break address and current execution address match, the value of the flag register 24b is "1", and the condition of the conditional instruction is satisfied for at least one of the basic instructions forming the variable-length instruction word, the OR circuit 26 outputs an interrupt notification signal 67 to an interrupt control section 40.

As described above, in the 13th embodiment, each of the determination sections 130<sub>0</sub> to 130<sub>n</sub> determines not only whether the instruction break generation condition for the instruction break address and the flag value is satisfied but also whether the condition of the conditional instruction is satisfied for each of the basic instructions forming the variable-length instruction word. Only when both conditions are satisfied, a break-interrupt occurs.

Thus, when the basic instructions forming the variable-length instruction word include a conditional instruction, a break-interrupt can be controlled in accordance with whether the condition of the conditional instruction is satisfied. More specifically, in a situation where the instruction break generation condition is satisfied, when the condition of the conditional instruction is satisfied for any one of the basic instructions, a break-interrupt occurs. When the condition of the conditional instruction is not satisfied for none of the basic instructions, or all the basic instructions are unconditional instructions, a break-interrupt can be inhibited.

#### 14th Embodiment

The 14th embodiment of the present invention will be described next with reference to drawings.

FIG. 26 is a block diagram showing the construction of a data processing system (processor) according to the 14th embodiment for implementing an instruction break scheme by a hardware mechanism.

The processor according to the 14th embodiment shown in FIG. 26 is also a parallel processor, like the processor according to the 13th embodiment shown in FIG. 24. In FIG. 26, the same reference numerals as in FIG. 24 denote the same blocks as in FIG. 24, respectively.

In the 14th embodiment shown in FIG. 26, each of breakpoint registers 24<sub>0</sub> to 24<sub>n</sub> of an instruction break detection section 23 has an address register 24a, a flag register 24b, and a displacement register 24c, like in the 12th embodiment shown in FIG. 22. Displacement information held in the displacement register 24c is used together with the instruction break held in the address register 24a, thereby specifying one of basic instructions forming one variable-length instruction word.

Each of determination sections 140<sub>0</sub> to 140<sub>n</sub> according to the 14th embodiment has a construction shown in FIG. 27. FIG. 27 is a block diagram showing the construction of the determination section 140<sub>0</sub> as a representative of the determination sections 140<sub>0</sub> to 140<sub>n</sub>. In FIG. 27, the same reference numerals as in FIGS. 23 and 25 denote the same blocks as in FIGS. 23 and 25, respectively, and a detailed description thereof will be omitted.

As shown in FIG. 27, the determination section 140<sub>0</sub> of this embodiment comprises a comparison section 101, a

conditional instruction decoder 102, a condition determination section 103, an AND circuit 104, a first selector 121, and another AND circuit 142.

The second selector 141 switches the selection state using, as a control signal, displacement information held in the displacement register 24c of the breakpoint register 24<sub>0</sub> provided only an encoded signal designated by the displacement whereby only an encoded signal designated by the displacement information from encoded signals output from the valid instruction encoder 131 in accordance with basic instructions IR#0 to IR#n in an instruction register 28 is selectively output to the AND circuit 142.

The AND circuit 142 performs AND operation to the condition determination signal obtained by the condition determination section 103 for the conditional instruction selected by the first selector 121 on the basis of the displacement information, and the encoded signal selected by the second selector 141 on the basis of the displacement information, and outputs the AND operation result to the AND circuit 104.

According to this construction, in at least one entry of the determination sections 140<sub>0</sub> to 140<sub>n</sub>, determinations not only whether the instruction break generation condition for the instruction break address and flag value is satisfied but also whether the condition of the conditional instruction is specified by the displacement information is satisfied for each of the basic instructions forming the variable-length instruction word of the parallel processor. Only when both conditions are satisfied, a break-interrupt occurs.

Thus, when an instruction selected by the displacement information from the basic instructions forming the variable-length instruction word is a conditional instruction, a break-interrupt can be controlled in accordance with whether the condition of the conditional instruction is satisfied. More specifically, in a situation where the instruction break generation condition is satisfied, when the condition of the conditional instruction is satisfied, a break-interrupt occurs. When the condition of the specified conditional instruction is not satisfied, or the specified conditional instruction is an unconditional instruction, a break-interrupt can be inhibited.

#### 15th Embodiment

The 15th embodiment of the present invention will be described next with reference to drawings.

FIG. 28 is a block diagram showing the construction of a data processing system (scalar processor) according to the 15th embodiment for implementing an instruction break scheme by a hardware mechanism. In FIG. 28, the same reference numerals as in FIG. 18 denote the same functional parts as in FIG. 18, respectively, and a detailed description thereof will be omitted.

In the 15th embodiment shown in FIG. 28, each of breakpoint registers 24<sub>0</sub> to 24<sub>n</sub> of an instruction break detection section 23 has a mode register 24d for holding mode information on an instruction break mode or condi-

	Docum ent ID	U	Title	Current OR
144	US 53316 67 A	<input checked="" type="checkbox"/>	Telephone exchange apparatus with communication line clocking	375/356
145	US 53274 28 A	<input checked="" type="checkbox"/>	Collision-free insertion and removal of circuit-switched channels in a packet-switched transmission structure	370/353
146	US 52972 62 A	<input checked="" type="checkbox"/>	Methods and apparatus for dynamically managing input/output (I/O) connectivity	710/36
147	US 52972 39 A	<input checked="" type="checkbox"/>	Compile type knowledge processing tool, a high-speed inference method therefor and a system using the tool	706/59
148	US 52911 97 A	<input checked="" type="checkbox"/>	One-chip data processor with built-in A/D converter for automatically repeating A/D conversions without instructions from a CPU	341/141
149	US 52805 93 A	<input checked="" type="checkbox"/>	Computer system permitting switching between architected and interpretation instructions in a pipeline by enabling pipeline drain	712/208
150	US 52737 19 A	<input checked="" type="checkbox"/>	Urine treating device	422/122
151	US 52630 20 A	<input checked="" type="checkbox"/>	Echo canceller	370/289
152	US 52261 64 A	<input checked="" type="checkbox"/>	Millicode register management and pipeline reset	712/209
153	US 51896 36 A	<input checked="" type="checkbox"/>	Dual mode combining circuitry	708/706
154	US 51493 99 A	<input checked="" type="checkbox"/>	Liquid evaporator	159/22
155	US 51214 24 A	<input checked="" type="checkbox"/>	Telephone system and speech level adjusting method therefor	379/165
156	US 50479 75 A	<input checked="" type="checkbox"/>	Dual mode adder circuitry with overflow detection and substitution enabled for a particular mode	708/706
157	US 50438 95 A	<input checked="" type="checkbox"/>	Method of controlling gear changing operation in automatic transmission	701/66
158	US 50141 93 A	<input checked="" type="checkbox"/>	Dynamically configurable portable computer system	710/10
159	US 49707 18 A	<input checked="" type="checkbox"/>	Apparatus for supplying channel-control signals and maintenance signals in a serial data concentrator system	370/434
160	US 49167 38 A	<input checked="" type="checkbox"/>	Remote access terminal security	713/159
161	US 49032 96 A	<input checked="" type="checkbox"/>	Implementing a shared higher level of privilege on personal computers for copy protection of software	705/56
162	US 48811 94 A	<input checked="" type="checkbox"/>	Stored-program controller for equalizing conditional branch delays	712/233
163	US 48418 28 A	<input checked="" type="checkbox"/>	Electronic musical instrument with digital filter	84/601
164	US 48356 07 A	<input checked="" type="checkbox"/>	Method and apparatus for expanding compressed video data	348/390 .1
165	US 48274 33 A	<input checked="" type="checkbox"/>	Processing device for changing magnification of image data	345/668
166	US 48232 01 A	<input checked="" type="checkbox"/>	Processor for expanding a compressed video signal	375/240 .08

a break-interrupt can be controlled in accordance with whether the instruction break generation condition and the condition of the conditional instruction are satisfied. In addition, when the instruction break mode is designated, a break-interrupt can be controlled in accordance with whether the instruction break generation condition is satisfied regardless of whether the condition of the conditional instruction is satisfied.

In the 15th embodiment, an construction in which the mode register 24d is added to the scalar processor described in the 10th embodiment, and accordingly, the two AND circuits 151 and 152 and the OR circuit 153 are provided in each of the determination sections 150<sub>0</sub> to 150<sub>n</sub> has been described. These components may be added to the VLIW type processor and parallel processor described in the 11th to 14th embodiments.

In this case, the determination sections have constructions shown in FIGS. 30 to 33, respectively. In FIGS. 30 to 33, the same reference numerals as in FIGS. 21, 23, 25, 27, and 29, which perform the same operations as described above, and a detailed description thereof will be omitted.

#### 16th Embodiment

The 16th embodiment of the present invention will be described next with reference to drawings.

FIG. 34 is a block diagram showing the construction of a data processing system (scalar processor) according to the 16th embodiment for implementing an instruction break scheme by a hardware mechanism. In FIG. 34, the same reference numerals as in FIG. 18 denote the same functional parts as in FIG. 18, respectively, and a detailed description thereof will be omitted.

The 16th embodiment shown in FIG. 34 is different from the 10th embodiment shown in FIG. 18 in the construction of each of determination sections of an instruction break determination section 23. Each of determination sections 160<sub>0</sub> to 160<sub>n</sub> of this embodiment has a construction shown in FIG. 35. FIG. 35 is a block diagram showing the construction of the determination section 160<sub>0</sub> as a representative of the determination sections 160<sub>0</sub> to 160<sub>n</sub>. In FIG. 35, the same reference numerals as in FIG. 19 denote the same blocks as in FIG. 19, respectively, and a detailed description thereof will be omitted.

As shown in FIG. 35, the determination section 160<sub>0</sub> of this embodiment comprises a comparison section 101, a conditional instruction decoder 102, a condition determination section 103, an AND circuit 104, an unconditional instruction decoder 161, and an OR circuit 162.

The unconditional instruction decoder 161 decodes an instruction word that is supplied from an instruction register 22 and currently being executed to detect whether the instruction word is an unconditional instruction and supplies the decoding result to the OR circuit 162. When the supplied instruction word is an unconditional instruction, the unconditional instruction decoder 161 outputs a signal having the value "1".

On the basis of the decoding result from the conditional instruction decoder 102, which represents whether the instruction is a conditional instruction, the condition determination section 103 of this embodiment determines whether the condition designated by the condition code of the conditional instruction, which is supplied from a condition register 51, is satisfied, and supplies the determination signal to the OR circuit 162.

The OR circuit 162 performs OR operation to the condition determination signal obtained by the condition deter-

minal instruction break mode, in addition to an address register 24a for holding the target address of a breakpoint at which execution is to be stopped and a flag register 24b indicating whether an instruction break operation is valid. The mode register 24d having the value "0" means an instruction break mode, and the mode register 24d having the value "1" means a conditional instruction break mode. In the instruction break mode, when instruction break generation condition held by the address register 24a and the flag register 24b are satisfied, a break-interrupt occurs. In the conditional instruction break mode, a break-interrupt occurs when not only the instruction break, generation conditions but also the condition of a conditional instruction is satisfied, as described in the 10th embodiment.

Each of determination sections 150<sub>0</sub> to 150<sub>n</sub> according to the 15th embodiment has a construction shown in FIG. 29. FIG. 29 is a block diagram showing the construction of the determination section 150<sub>0</sub> as a representative of the determination sections 150<sub>0</sub> to 150<sub>n</sub>. In FIG. 29, the same reference numerals as in FIG. 19 denote the same blocks as in FIG. 19, respectively, and a detailed description thereof will be omitted.

As shown in FIG. 29, the determination section 150<sub>0</sub> of this embodiment comprises a comparison section 101, a conditional instruction decoder 102, a condition determination section 103, two AND circuits 151 and 152, and an OR circuit 153.

One AND circuit 151 performs AND operation to a determination signal output from the comparison section 101 and related to an instruction break address, a determination signal output from the condition determination section 103 and related to a condition code, the value of the flag register 24b of the breakpoint register 24<sub>0</sub> provided in accordance with the determination section 150<sub>0</sub>, and the value of the mode register 24d, and outputs the AND operation result to the OR circuit 153.

The other AND circuit 152 performs AND operation to the determination signal output from the comparison section 101 and related to an instruction break address, the value of the flag register 24b of the breakpoint register 24<sub>0</sub> provided in accordance with the determination section 150<sub>0</sub>, and a value obtained by inverting the value of the mode register 24d, and outputs the AND operation result to the OR circuit 153. The OR circuit 153 performs OR operation to the signals output from the two AND circuits 151 and 152, and outputs the OR operation result to an OR circuit 26 shown in FIG. 28.

According to this construction, in a situation where the conditional instruction break mode is designated by mode information stored in the mode register 24d, in at least one entry of the determination sections 150<sub>0</sub> to 150<sub>n</sub> of the instruction break detection section 23, when the instruction break address and current execution address match, the value of the flag register 24b is "1", and the condition of the conditional instruction is satisfied, the OR circuit 26 outputs an interrupt notification signal 67 to an interrupt control section 40.

On the other hand, in a situation where the instruction break mode is designated by mode information stored in the mode register 24d, in at least one entry of the determination sections 150<sub>0</sub> to 150<sub>n</sub> of the instruction break detection section 23, when the instruction break address and current execution address match, and the value of the flag register 24b is "1", the OR circuit 26 outputs the interrupt notification signal 67 to the interrupt control section 40. As described above, according to the 15th embodiment, when the conditional instruction break mode is designated,



	Docum ent ID	U	Title	Current OR
167	US 48171 40 A	<input checked="" type="checkbox"/>	Software protection system using a single-key cryptosystem, a hardware-based authorization system and a secure coprocessor	705/55
168	US 48169 13 A	<input checked="" type="checkbox"/>	Pixel interpolation circuitry as for a video signal processor	375/240 .08
169	US 47665 90 A	<input checked="" type="checkbox"/>	Loop transmission system having plural stations connected in a variable order	370/407
170	US 47665 66 A	<input checked="" type="checkbox"/>	Performance enhancement scheme for a RISC type VLSI processor using dual execution units for parallel instruction processing	712/23
171	US 47605 18 A	<input checked="" type="checkbox"/>	Bi-directional databus system for supporting superposition of vector and scalar operations in a computer	710/107
172	US 47501 03 A	<input checked="" type="checkbox"/>	System and method for detecting and controlling knocking in an internal combustion engine	701/111
173	US 46866 38 A	<input checked="" type="checkbox"/>	Leakage inspection method with object type compensation	702/51
174	US 46821 44 A	<input checked="" type="checkbox"/>	Light transmission system for trains	246/166 .1
175	US 46619 74 A	<input checked="" type="checkbox"/>	Automatic route selection of a private telephone network path on the basis of a public telephone network number	379/198
176	US 46574 43 A	<input checked="" type="checkbox"/>	Arrangement for supervising synchronous displacement of the pistons of two cylinder-and-piston units	405/302
177	US 46566 58 A	<input checked="" type="checkbox"/>	Network routing arrangement	379/221 .06
178	US 46444 93 A	<input checked="" type="checkbox"/>	Implementing a shared higher level of privilege on personal computers for copy protection of software	705/56
179	US 46430 48 A	<input checked="" type="checkbox"/>	Method of controlling automatic transmission in accordance with determination of optimum gear ratio	477/124
180	US 46313 64 A	<input checked="" type="checkbox"/>	Communication system having dynamically assigned station set buttons	379/164
181	US 45480 92 A	<input checked="" type="checkbox"/>	Bicycle gear shift unit	74/473. 14
182	US 45049 61 A	<input checked="" type="checkbox"/>	Plural-sheet detector	377/8
183	US 44962 27 A	<input checked="" type="checkbox"/>	Photographic operation control circuit for camera	396/292
184	US 44866 26 A	<input checked="" type="checkbox"/>	Method of and system for limiting access to a group of telephone trunks	379/196
185	US 44685 28 A	<input checked="" type="checkbox"/>	Methods and apparatus for providing enhanced announcements in a telephone system	379/84
186	US 44478 73 A	<input checked="" type="checkbox"/>	Input-output buffers for a digital signal processing system	710/53
187	US 44477 86 A	<input checked="" type="checkbox"/>	Waveform synthesizer and motor controller	318/811
188	US 44157 73 A	<input checked="" type="checkbox"/>	Methods of establishing a switching connection within a switching system	379/287
189	US 44007 73 A	<input checked="" type="checkbox"/>	Independent handling of I/O interrupt requests and associated status information transfers	710/19

as in FIGS. 28 and 34 denote the same functional parts as in FIGS. 28 and 34, respectively, and a detailed description thereof will be omitted.

The 17th embodiment shown in FIG. 40 is different from the 15th embodiment shown in FIG. 28 and the 16th embodiment shown in FIG. 34 in the construction of each of the determination sections 170<sub>0</sub> to 170<sub>4</sub> of section 23. Each of the determination sections 170<sub>0</sub> to 170<sub>4</sub> of FIG. 41 is a block diagram showing the construction of the determination section 170<sub>0</sub> as a representative of the determination sections 170<sub>0</sub> to 170<sub>4</sub>. In FIG. 40, the same reference numerals as in FIGS. 29 and 35 denote the same blocks as in FIGS. 29 and 35, respectively, and a detailed description thereof will be omitted.

As shown in FIG. 41, the determination section 170<sub>0</sub> of this embodiment comprises a comparison section 101, a conditional instruction decoder 102, a condition determination section 103, two AND circuits 151 and 152, an OR circuit 153, an unconditional instruction decoder 161, and another OR circuit 162.

The unconditional instruction decoder 161 decodes an instruction word that is supplied from an instruction register 22 and currently being executed to detect whether the instruction word is an unconditional instruction and supplies the decoding result to the OR circuit 162. When the supplied instruction word is an unconditional instruction, the unconditional instruction decoder 161 outputs a signal having the value "1".

On the basis of the decoding result from the conditional instruction decoder 102, which represents whether the instruction is a conditional instruction, the condition determination section 103 of this embodiment determines whether the condition designated by the condition code of the conditional instruction, which is supplied from a condition register 51, is satisfied, and supplies the determination signal to the OR circuit 162.

The OR circuit 162 performs OR operation to the condition determination signal obtained by the condition determination section 103 for the conditional instruction and the unconditional instruction decoder 161, and outputs the OR operation result to one AND circuit 151.

The AND circuit 151 performs AND operation to a signal output from the OR circuit 162, a determination signal output from the comparison section 101 and related to an instruction break address, the value of a flag register 24<sub>0</sub> of a breakpoint register 24<sub>0</sub> provided in accordance with the determination section 170<sub>0</sub>, and the value of a mode register 24<sub>0</sub>, and outputs the AND operation result to the OR circuit 153.

The other AND circuit 152 performs AND operation to the determination signal output from the comparison section 101 and related to an instruction break address, the value of the flag register 24<sub>0</sub> of the breakpoint register 24<sub>0</sub> provided in accordance with the determination section 170<sub>0</sub>, and a value obtained by inverting the value of the mode register 24<sub>0</sub>, and outputs the AND operation result to the OR circuit 153. The OR circuit 153 performs OR operation to the signals output from the two AND circuits 151 and 152, and outputs the OR operation result to an OR circuit 26 shown in FIG. 40.

According to this construction, in a situation where the conditional instruction break mode is designated by mode information stored in the mode register 24<sub>0</sub>, and the instruction word stored in the instruction register 22 is a conditional

instruction section 103 for the 132 conditional instruction and by the unconditional instruction determination signal obtained by the OR operation result to the AND circuit 104.

The AND circuit 104 performs AND operation to the value of a flag register 24<sub>0</sub> of a breakpoint register 24<sub>0</sub> provided in accordance with the determination section 160, the determination signal output from the comparison section 101 and related to the instruction break address, and the signal output from the OR circuit 162, and outputs the AND operation result to an OR circuit 26 shown in FIG. 34. According to this construction, in a case where in the instruction word stored in the instruction register 22 is a conditional instruction, in at least one entry of the determination sections 160<sub>0</sub> to 160<sub>4</sub> of the instruction break detection section 23, when the instruction break address and current execution address match, the value of the flag register 24<sub>0</sub> is "1", and the condition of the conditional instruction is satisfied, the OR circuit 26 outputs an interrupt notification signal 67 to an interrupt control section 40.

On the other hand, when the instruction word stored in the instruction register 22 is an unconditional instruction, the OR circuit 162 outputs a signal having the value "1", like in the case wherein the instruction word is a conditional instruction, a break-interrupt can be controlled in accordance with whether the instruction break generation condition and the condition of the conditional instruction are satisfied. When the supplied instruction word is an unconditional instruction, a break-interrupt can be controlled in accordance with whether the instruction break generation condition is satisfied.

As described above, according to the 16th embodiment, when the supplied instruction word is a conditional instruction, a break-interrupt can be controlled in accordance with whether the instruction break generation condition is satisfied.

In the 16th embodiment, a construction in which, for the scalar processor described in the 10th embodiment, the unconditional instruction decoder 161 and OR circuit 162 are added in each of the determination sections 160<sub>0</sub> to 160<sub>4</sub> has been described. These components may be added to the VLIW type processor and parallel processor described in the 11th to 14th embodiments.

In this case, the determination sections have constructions shown in FIGS. 36 to 39, respectively.

In FIGS. 36 to 39, the same reference numerals as in FIGS. 21, 23, 25, 27, and 35 denote respectively the same parts as in FIGS. 21, 23, 25, 27, and 35, which perform the same operations as described above. Each component with a symbol "a" has the same function as that of a corresponding component without this symbol, and its operation will be apparent without a detailed description of FIGS. 36 to 39.

## 17th Embodiment

The 17th embodiment of the present invention will be described next with reference to drawings.

FIG. 40 is a block diagram showing the construction of a data processing system (scalar processor) according to the 17th embodiment for implementing an instruction break scheme by a hardware mechanism. In the 17th embodiment, the 15th embodiment shown in FIG. 28 and the 16th embodiment shown in FIG. 40, the same reference numerals

	Docum ent ID	U	Title	Current OR
190	US 43995 32 A	<input checked="" type="checkbox"/>	Methods of and systems for monitoring a first call connection while effecting the establishment of a second call connection	370/262
191	US 43932 69 A	<input checked="" type="checkbox"/>	Method and apparatus incorporating a one-way sequence for transaction and identity verification	705/75
192	US 42848 49 A	<input checked="" type="checkbox"/>	Monitoring and signalling system	379/38
193	US 42739 61 A	<input checked="" type="checkbox"/>	Apparatus for communicating with processing apparatus over a telephone network	379/40
194	US 42595 48 A	<input checked="" type="checkbox"/>	Apparatus for monitoring and signalling system	379/38
195	US 41677 81 A	<input checked="" type="checkbox"/>	Microprocessor system having a single central processing unit shared by a plurality of subsystems each having a memory	717/127
196	US 41662 89 A	<input checked="" type="checkbox"/>	Storage controller for a digital signal processing system	710/33
197	US 41248 91 A	<input checked="" type="checkbox"/>	Memory access system	711/100
198	US 41172 78 A	<input checked="" type="checkbox"/>	Service observing terminal	379/32. 01
199	US 40992 34 A	<input checked="" type="checkbox"/>	Input/output processing system utilizing locked processors	714/11
200	US 40842 36 A	<input type="checkbox"/>	Error detection and correction capability for a memory system	711/118

instruction, in at least one entry of the determination sections 170<sub>0</sub> to 170<sub>n</sub> of the instruction break detection section 23, when the instruction break address and current execution address match, the value of the flag register 24b is "1", and the condition of the conditional instruction is satisfied, the OR circuit 26 outputs an interrupt notification signal 67 to an interrupt control section 40.

In a situation where the conditional instruction break mode is designated by mode information stored in the mode register 24d, and the instruction word stored in the instruction register 22 is an unconditional instruction, in at least one entry of the determination sections 170<sub>0</sub> to 170<sub>n</sub> of the instruction break detection section 23, when the instruction break address and current execution address match, and the value of the flag register 24b is "1", the OR circuit 26 outputs the interrupt notification signal 67 to the interrupt control section 40.

In addition, in a situation where the instruction break mode is designated by mode information stored in the mode register 24d, in at least one entry of the determination sections 170<sub>0</sub> to 170<sub>n</sub> of the instruction break detection section 23, when the instruction break address and current execution address match, and the value of the flag register 24b is "1", the OR circuit 26 outputs the interrupt notification signal 67 to the interrupt control section 40.

As described above, according to the 17th embodiment, when the conditional instruction break mode is designated, a break-interrupt can be controlled in accordance with whether the instruction break generation condition is satisfied.

Furthermore, when the conditional instruction break mode is designated, and the supplied instruction word is a conditional instruction, a break-interrupt can be controlled in accordance with whether the instruction break generation condition and the condition of the conditional instruction are satisfied. Also, even when the supplied instruction word is an unconditional instruction, a break-interrupt can be controlled in accordance with whether the instruction break generation condition is satisfied.

In the 17th embodiment, a construction in which the mode register 24d is added to the scalar processor described in the 10th embodiment, and the two AND circuit 151 and 152, the OR circuit 153, the unconditional instruction decoder 161, and the OR circuit 162 are added in each of the determination sections 170<sub>0</sub> to 170<sub>n</sub> has been described. These components may be added to the VLIW type processor and parallel processor described in the 11th to 14th embodiments.

In this case, the determination sections have constructions shown in FIGS. 42 to 45, respectively. In FIGS. 42 to 45, the same reference numerals as in FIGS. 21, 23, 25, 27, 35, and 41, which perform the same operations as described above. Each component with a symbol "" has the same function as that of a corresponding component without a this symbol, and its operation will be apparent without a detailed description of FIGS. 42 to 45.

## 18th Embodiment

The 18th embodiment of the present invention will be described next with reference to drawings.

In the 10th to 17th embodiments, an example has been described in which whether the instruction break generation condition and the condition of a conditional instruction are satisfied is implemented by a hardware mechanism. In the 18th to 22nd embodiments to be described below, an example will be described in which whether at least the condition of a conditional instruction is satisfied is implemented by the function of software.

In the 18th to 21st embodiments, the overall construction of a data processing system (processor) for implementing the instruction break scheme is the same as that shown in FIG. 3. As is apparent from this, whether the instruction break generation condition is satisfied is determined by a hardware mechanism using breakpoint registers 24<sub>0</sub> to 24<sub>n</sub> for holding the target address of a breakpoint and flag information on whether the instruction break operation is valid, and determination sections 25<sub>0</sub> to 25<sub>n</sub> for determining on the basis of these pieces of information whether the instruction break generation condition is satisfied.

In this case, each of the determination sections 25<sub>0</sub> to 25<sub>n</sub> has a construction shown in FIG. 46. FIG. 46 is a block diagram showing the construction of the determination sections 25<sub>0</sub> to 25<sub>n</sub> as a representative of the determination sections 25<sub>0</sub> to 25<sub>n</sub>. In FIG. 46, the same reference numerals as in FIG. 19 denote the same blocks as in FIG. 19, respectively. As shown in FIG. 46, the determination section 25<sub>0</sub> of this embodiment comprises a comparison section 101 and AND circuit 104.

The comparison section 101 compares an instruction break address held in an address register 24a of the breakpoint register 24<sub>0</sub> provided in accordance with the determination section 25<sub>0</sub> with a current execution address supplied from a program counter 21 and determines whether the two addresses match. When the two addresses match, the comparison section 101 outputs a determination signal having the value "1". When the two addresses do not match, the comparison section 101 outputs a determination signal having the value "0".

The AND circuit 104 performs AND operation to the value of a flag register 24b of the breakpoint register 24<sub>0</sub> provided in accordance with the determination section 25<sub>0</sub> and the determination signal output from the comparison section 101 and related to the instruction break address and outputs the AND operation result to an OR circuit 26 shown in FIG. 3.

According to this construction, in at least one entry of the determination sections 25<sub>0</sub> to 25<sub>n</sub> of an instruction break detection section 23, when the instruction break address and current execution address match, and the value of the flag register 24b is "1", the OR circuit 26 outputs an interrupt notification signal 67 to an interrupt control section 40.

The interrupt notification signal 67 output in this embodiment represents only that the instruction break generation condition is satisfied and does not include the condition of the conditional instruction is satisfied. Whether the condition of the conditional instruction is satisfied is determined by an interrupt handler as a program for condition determination, which is stored in a memory 10 and started as the interrupt notification signal 67 is received.

More specifically, when receiving the interrupt notification signal 67 from the OR circuit 26, the interrupt control section 40 reads out an instruction address 73 at the time of